{"id":"https://openalex.org/W2118528071","doi":"https://doi.org/10.1109/ipdps.2008.4536528","title":"A coarse grained and hybrid reconfigurable architecture with flexible NoC router for variable block size motion estimation","display_name":"A coarse grained and hybrid reconfigurable architecture with flexible NoC router for variable block size motion estimation","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2118528071","doi":"https://doi.org/10.1109/ipdps.2008.4536528","mag":"2118528071"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536528","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032491679","display_name":"Ruchika Verma","orcid":"https://orcid.org/0000-0003-4870-128X"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ruchika Verma","raw_affiliation_strings":["Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","Department of ECE, University of Arizona, Tucson, AZ"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Department of ECE, University of Arizona, Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","Department of ECE, University of Arizona, Tucson, AZ"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Department of ECE, University of Arizona, Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032491679"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.7024,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74339056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7508065700531006},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6901519298553467},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6869587302207947},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6363992094993591},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5888156890869141},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5457049012184143},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.5237215161323547},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5179818868637085},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4810259938240051},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4803403615951538},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3472134470939636},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3414424657821655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12126326560974121},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09421759843826294}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7508065700531006},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6901519298553467},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6869587302207947},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6363992094993591},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5888156890869141},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5457049012184143},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.5237215161323547},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5179818868637085},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4810259938240051},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4803403615951538},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3472134470939636},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3414424657821655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12126326560974121},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09421759843826294},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2008.4536528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536528","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1510462813","https://openalex.org/W1870266484","https://openalex.org/W1918324525","https://openalex.org/W1979459774","https://openalex.org/W2083868341","https://openalex.org/W2099124466","https://openalex.org/W2104449965","https://openalex.org/W2105337550","https://openalex.org/W2106219841","https://openalex.org/W2113304926","https://openalex.org/W2113951973","https://openalex.org/W2122992089","https://openalex.org/W2137448678","https://openalex.org/W2140199336","https://openalex.org/W2143498865","https://openalex.org/W2148911260","https://openalex.org/W2159498902","https://openalex.org/W3013433630","https://openalex.org/W3143533263"],"related_works":["https://openalex.org/W2357657342","https://openalex.org/W2153432761","https://openalex.org/W1580144672","https://openalex.org/W2152623100","https://openalex.org/W2142042635","https://openalex.org/W2117342402","https://openalex.org/W1965055688","https://openalex.org/W2019530156","https://openalex.org/W2128735135","https://openalex.org/W1663661117"],"abstract_inverted_index":{"This":[0,87],"paper":[1],"proposes":[2],"a":[3,11,65,139,155,160],"novel":[4],"application-specific":[5],"hybrid":[6,67],"coarsegrained":[7],"reconfigurable":[8,36],"architecture":[9,72,96,115,136,171],"with":[10,26,99,164],"flexible":[12],"network":[13],"on":[14,154,185],"chip":[15],"(NoC)":[16],"mechanism.":[17],"Architecture":[18],"supports":[19,42,74,129,172],"variable":[20],"block":[21,177],"size":[22,178],"motion":[23,45],"estimation":[24,46],"(VBSME)":[25],"much":[27],"less":[28],"resources":[29],"than":[30],"ASIC":[31,125,143],"based":[32,70,144,153],"and":[33,60,102,179],"coarse":[34],"grained":[35],"architectures.":[37],"The":[38],"intelligent":[39],"NoC":[40,85],"router":[41],"full":[43,130],"search":[44,53,131,182],"algorithm":[47],"as":[48,50],"well":[49],"other":[51],"fast":[52],"algorithms":[54],"like":[55],"diamond,":[56],"hexagon,":[57],"big":[58],"hexagon":[59],"spiral.":[61],"Our":[62,150],"model":[63],"is":[64,97,152],"hierarchical":[66],"processing":[68,82],"element":[69],"2D":[71],"which":[73,158],"reuse":[75],"of":[76,162],"reference":[77],"frame":[78],"blocks":[79],"between":[80],"the":[81,89,92,117,134,186],"elements":[83],"through":[84],"routers.":[86],"reduces":[88,116],"transactions":[90],"from/to":[91],"main":[93],"memory.":[94],"Proposed":[95],"designed":[98],"Verilog-HDL":[100],"description":[101],"synthesized":[103],"by":[104,120],"90":[105],"nm":[106],"CMOS":[107],"standard":[108],"cell":[109],"library.":[110],"Results":[111],"show":[112],"that":[113,127],"our":[114],"gate":[118],"count":[119],"7x":[121],"compared":[122],"to":[123,142,146],"its":[124],"counterpart":[126],"only":[128],"method.":[132],"Moreover,":[133],"proposed":[135,170],"operates":[137],"at":[138],"frequency":[140],"comparable":[141],"implementation":[145],"sustain":[147],"30":[148],"fps.":[149],"approach":[151],"simple":[156],"design":[157],"utilizes":[159],"high-level":[161],"parallelism":[163],"an":[165],"intensive":[166],"data":[167],"reuse.":[168],"Therefore,":[169],"run-time":[173],"reconfiguration":[174],"for":[175,180],"any":[176,181],"pattern":[183],"depending":[184],"application":[187],"requirement.":[188]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}