{"id":"https://openalex.org/W2114364669","doi":"https://doi.org/10.1109/ipdps.2008.4536527","title":"A hybrid processing element based reconfigurable architecture for hashing algorithms","display_name":"A hybrid processing element based reconfigurable architecture for hashing algorithms","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2114364669","doi":"https://doi.org/10.1109/ipdps.2008.4536527","mag":"2114364669"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536527","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032452022","display_name":"Deepak Sreedharan","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Deepak Sreedharan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Reconfigurable Computing Laboratory, University of Arizona Tucson, Tucson, AZ, USA","Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Reconfigurable Computing Laboratory, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Reconfigurable Computing Laboratory, University of Arizona Tucson, Tucson, AZ, USA","Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Reconfigurable Computing Laboratory, University of Arizona Tucson, Tucson, AZ, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032452022"],"corresponding_institution_ids":["https://openalex.org/I138006243"],"apc_list":null,"apc_paid":null,"fwci":0.7024,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74173122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10627","display_name":"Advanced Image and Video Retrieval Techniques","score":0.9743000268936157,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9686999917030334,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10184","display_name":"Plant Molecular Biology Research","score":0.9556000232696533,"subfield":{"id":"https://openalex.org/subfields/1110","display_name":"Plant Science"},"field":{"id":"https://openalex.org/fields/11","display_name":"Agricultural and Biological Sciences"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.840573787689209},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7088626623153687},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6957986950874329},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.5418747663497925},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5396137237548828},{"id":"https://openalex.org/keywords/md5","display_name":"MD5","score":0.5318816304206848},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5006494522094727},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4850598871707916},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.46412965655326843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45361095666885376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42725250124931335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3799664378166199},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3541869819164276},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34032976627349854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.840573787689209},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7088626623153687},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6957986950874329},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.5418747663497925},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5396137237548828},{"id":"https://openalex.org/C157172786","wikidata":"https://www.wikidata.org/wiki/Q185235","display_name":"MD5","level":3,"score":0.5318816304206848},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5006494522094727},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4850598871707916},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.46412965655326843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45361095666885376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42725250124931335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3799664378166199},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3541869819164276},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34032976627349854},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2008.4536527","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536527","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W286049110","https://openalex.org/W1887556625","https://openalex.org/W1979547397","https://openalex.org/W1997179893","https://openalex.org/W2028511033","https://openalex.org/W2083868341","https://openalex.org/W2104449965","https://openalex.org/W2122992089","https://openalex.org/W2130227050","https://openalex.org/W2137570657","https://openalex.org/W2165099691","https://openalex.org/W3143533263","https://openalex.org/W4234479839","https://openalex.org/W6684268144"],"related_works":["https://openalex.org/W2133252868","https://openalex.org/W4285239590","https://openalex.org/W2464389987","https://openalex.org/W1497674786","https://openalex.org/W2204754129","https://openalex.org/W2249621009","https://openalex.org/W2082839121","https://openalex.org/W2367100928","https://openalex.org/W3156148877","https://openalex.org/W2151748484"],"abstract_inverted_index":{"Given":[0],"the":[1,35,60,129,139,145,151,155,160,166,178,203,210,223],"high":[2,18],"computation":[3,123],"demand":[4],"for":[5,34,226],"cryptography":[6],"and":[7,17,39,85,108,112,121,134,197,228,231],"hashing":[8,65,212],"algorithms":[9,66,168,213,225],"there":[10],"is":[11,169,175,207],"a":[12,24,31,41,68,73,80,91,100,118],"need":[13],"to":[14,26,43,54,59,71,102,144,219],"develop":[15],"flexible":[16],"performance":[19,51,191],"architectures.":[20],"This":[21],"paper":[22],"proposes":[23],"methodology":[25,101],"derive":[27,103,138],"processing":[28,88,106],"elements":[29,89,107],"as":[30,67],"starting":[32],"point":[33],"state-of-the-art":[36],"reconfigurable":[37,48,76,173,208],"computing":[38,49],"presents":[40],"case-study":[42],"show":[44,201],"that":[45,96,202],"application-":[46],"specific":[47],"has":[50,214],"benefits":[52],"close":[53,218],"fully-custom":[55],"designs":[56],"in":[57,236],"addition":[58],"intended":[61],"reconfigurablity.":[62],"We":[63,188],"use":[64],"case":[69],"study":[70],"propose":[72],"novel":[74],"application-specific":[75],"architecture":[77,142,162,174,205],"based":[78,116],"on":[79,117,159,195],"balanced":[81],"mixture":[82],"of":[83,149,157,216,222],"coarse":[84,113],"fine":[86,111],"grained":[87,105],"with":[90,192,233],"tuned":[92],"interconnect":[93,141],"structure.":[94],"For":[95],"purpose":[97],"we":[98,137],"introduce":[99],"hybrid":[104],"expose":[109],"both":[110,150],"grain":[114],"parallelism":[115],"new":[119],"common":[120],"recurring":[122,130],"pattern":[124],"extraction":[125],"tool.":[126],"After":[127],"extracting":[128],"patterns":[131],"between":[132,165,209],"SHA-1":[133,196],"MD5":[135,198],"algorithms,":[136],"unified":[140],"tailored":[143],"control":[146],"data":[147],"dependencies":[148],"algorithms.":[152,199],"That":[153],"way":[154],"amount":[156],"reconfiguration":[158],"proposed":[161,172,204],"when":[163],"switching":[164],"two":[167,211],"minimized.":[170],"The":[171],"synthesized":[176],"using":[177],"Synopsys":[179],"design":[180],"compiler":[181],"targeted":[182],"at":[183],"TSMC":[184],"250":[185],"nm":[186],"libraries.":[187],"compare":[189],"its":[190],"ASIC":[193,220],"technology":[194],"Results":[200],"which":[206],"frequency":[215],"operation":[217],"implementation":[221],"individual":[224],"iterative":[227],"pipelined":[229],"versions":[230],"results":[232],"35%":[234],"savings":[235],"area.":[237]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}