{"id":"https://openalex.org/W2117383039","doi":"https://doi.org/10.1109/ipdps.2008.4536523","title":"Reusable context pipelining for low power coarse-grained reconfigurable architecture","display_name":"Reusable context pipelining for low power coarse-grained reconfigurable architecture","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2117383039","doi":"https://doi.org/10.1109/ipdps.2008.4536523","mag":"2117383039"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536523","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058616165","display_name":"Yoonjin Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yoonjin Kim","raw_affiliation_strings":["Embedded Systems and Co-Design Group, Department of Computer Science, Texas A and M University, College Station, TX, USA","Department of Computer Science, Texas A&M University College Station, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Co-Design Group, Department of Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Department of Computer Science, Texas A&M University College Station, TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103702897","display_name":"Rabi Mahapatra","orcid":"https://orcid.org/0000-0003-1702-8045"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rabi N. Mahapatra","raw_affiliation_strings":["Embedded Systems and Co-Design Group, Department of Computer Science, Texas A and M University, College Station, TX, USA","Department of Computer Science, Texas A&M University College Station, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Co-Design Group, Department of Computer Science, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I4210145666"]},{"raw_affiliation_string":"Department of Computer Science, Texas A&M University College Station, TX#TAB#","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5058616165"],"corresponding_institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.80718292,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"99","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8515008091926575},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8022457361221313},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7509961724281311},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5893297791481018},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5785593390464783},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5645884871482849},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5244153738021851},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46888917684555054},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4610553979873657},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45724889636039734},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4518470764160156}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8515008091926575},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8022457361221313},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7509961724281311},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5893297791481018},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5785593390464783},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5645884871482849},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5244153738021851},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46888917684555054},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4610553979873657},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45724889636039734},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4518470764160156},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2008.4536523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536523","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W66694435","https://openalex.org/W1873700411","https://openalex.org/W2013505463","https://openalex.org/W2025787141","https://openalex.org/W2102073017","https://openalex.org/W2111700531","https://openalex.org/W2117105306","https://openalex.org/W2118007759","https://openalex.org/W2124979998","https://openalex.org/W2135050419","https://openalex.org/W2146665136","https://openalex.org/W2255982577","https://openalex.org/W4250486818","https://openalex.org/W4254944975","https://openalex.org/W6602685737","https://openalex.org/W6653602210","https://openalex.org/W6675337808","https://openalex.org/W6676863834","https://openalex.org/W6677862260","https://openalex.org/W6692112109"],"related_works":["https://openalex.org/W1569711686","https://openalex.org/W1885164404","https://openalex.org/W2204754129","https://openalex.org/W2146609198","https://openalex.org/W2133682266","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966"],"abstract_inverted_index":{"Coarse-grained":[0],"reconfigurable":[1,37],"architectures":[2],"(CGRA)":[3],"require":[4],"many":[5],"processing":[6],"elements":[7],"and":[8],"a":[9,43,55],"configuration":[10,69,92,96],"memory":[11],"unit":[12],"(configuration":[13],"cache)":[14],"for":[15,35,61],"reconfiguration":[16,32],"of":[17,27,85],"the":[18,36,78,86,91,101],"ALU":[19],"array":[20],"elements.":[21],"This":[22],"structure":[23],"consumes":[24],"significant":[25],"amount":[26],"power.":[28],"Power":[29],"reduction":[30],"during":[31],"is":[33],"necessary":[34],"architecture":[38,60],"to":[39,83,100],"be":[40],"used":[41],"as":[42],"competitive":[44],"IP":[45],"core":[46],"in":[47,68,90],"embedded":[48],"systems.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"propose":[54],"power-conscious":[56],"reusable":[57],"context":[58],"pipelining":[59],"CGRA":[62],"that":[63,77],"efficiently":[64],"reduces":[65],"power":[66,88],"consumption":[67],"cache":[70,93,97],"without":[71],"performance":[72],"degradation.":[73],"Experimental":[74],"results":[75],"show":[76],"proposed":[79],"approach":[80],"saves":[81],"up":[82],"57.97%":[84],"total":[87],"consumed":[89],"with":[94],"reduced":[95],"size":[98],"compared":[99],"previous":[102],"approach.":[103]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}