{"id":"https://openalex.org/W2162979447","doi":"https://doi.org/10.1109/ipdps.2008.4536514","title":"Implementation of a reconfigurable data protection module for NoC-based MPSoCs","display_name":"Implementation of a reconfigurable data protection module for NoC-based MPSoCs","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2162979447","doi":"https://doi.org/10.1109/ipdps.2008.4536514","mag":"2162979447"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536514","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039264220","display_name":"Leandro Fiorin","orcid":"https://orcid.org/0000-0001-7069-9484"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Leandro Fiorin","raw_affiliation_strings":["ALaRI, University of Lugano, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"ALaRI, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030565090","display_name":"Slobodan Lukovi\u0107","orcid":"https://orcid.org/0000-0003-4079-651X"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Slobodan Lukovic","raw_affiliation_strings":["ALaRI, University of Lugano, Lugano, Switzerland"],"affiliations":[{"raw_affiliation_string":"ALaRI, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024896173","display_name":"Politecnico di Milano","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Politecnico di Milano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Milano, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5039264220"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":1.4665,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.85532235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9297560453414917},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7858513593673706},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7276994585990906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7219909429550171},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6242669224739075},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.509872317314148},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49026229977607727},{"id":"https://openalex.org/keywords/firewall","display_name":"Firewall (physics)","score":0.4582606256008148},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4392692744731903}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9297560453414917},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7858513593673706},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7276994585990906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7219909429550171},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6242669224739075},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.509872317314148},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49026229977607727},{"id":"https://openalex.org/C77714075","wikidata":"https://www.wikidata.org/wiki/Q5452017","display_name":"Firewall (physics)","level":5,"score":0.4582606256008148},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4392692744731903},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115304011","wikidata":"https://www.wikidata.org/wiki/Q72755","display_name":"Schwarzschild radius","level":3,"score":0.0},{"id":"https://openalex.org/C183915046","wikidata":"https://www.wikidata.org/wiki/Q1316152","display_name":"Charged black hole","level":4,"score":0.0},{"id":"https://openalex.org/C124017977","wikidata":"https://www.wikidata.org/wiki/Q11412","display_name":"Gravitation","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2008.4536514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536514","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/501071","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/501071","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.550000011920929,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W906418744","https://openalex.org/W1247015877","https://openalex.org/W1548168045","https://openalex.org/W1830202293","https://openalex.org/W2025718175","https://openalex.org/W2062143991","https://openalex.org/W2107571813","https://openalex.org/W2112708215","https://openalex.org/W2116125916","https://openalex.org/W2116679932","https://openalex.org/W2123184444","https://openalex.org/W2127919083","https://openalex.org/W2136613319","https://openalex.org/W2154980355","https://openalex.org/W2158998608","https://openalex.org/W2160642395","https://openalex.org/W2163710135","https://openalex.org/W2910240574","https://openalex.org/W3146582495","https://openalex.org/W4250756852","https://openalex.org/W6638469685","https://openalex.org/W6832372719"],"related_works":["https://openalex.org/W3023202431","https://openalex.org/W1984105700","https://openalex.org/W2126186292","https://openalex.org/W1525346225","https://openalex.org/W2020254467","https://openalex.org/W1513974833","https://openalex.org/W1535397071","https://openalex.org/W4252535411","https://openalex.org/W2759093520","https://openalex.org/W1521892965"],"abstract_inverted_index":{"Security":[0],"issues":[1],"are":[2,167],"emerging":[3],"to":[4,24,105,108,127],"be":[5,109],"a":[6,33,51,61,120,145,150,182],"basic":[7],"concern":[8],"in":[9,14,83,169],"modern":[10],"SoC":[11],"development.":[12],"Since":[13],"the":[15,20,41,54,58,65,84,88,93,106,115,132,135,138,142,157,165,172],"field":[16],"of":[17,60,111,114,123,137,149,156],"on-chip":[18],"interconnections":[19],"security":[21],"problem":[22],"continues":[23],"remain":[25],"mostly":[26],"an":[27,96],"unexplored":[28],"topic,":[29],"this":[30],"paper":[31],"proposes":[32],"novel":[34],"technique":[35],"for":[36,78,144],"data":[37],"protection":[38],"that":[39],"uses":[40],"communication":[42],"subsystem":[43],"as":[44,50],"basis.":[45],"The":[46,154],"proposed":[47],"architecture":[48,98,173],"works":[49],"firewall":[52],"managing":[53],"memory":[55],"accesses":[56],"on":[57,99,152,177,181],"basis":[59],"lookup":[62],"table":[63],"containing":[64],"access":[66],"rights.":[67],"This":[68],"module,":[69],"called":[70],"Data":[71],"Protection":[72],"Unit":[73],"(DPU),":[74],"has":[75],"been":[76],"designed":[77],"MPSoC":[79,97,151],"architectures":[80],"and":[81,101,134,162,179],"integrated":[82],"Network":[85],"Interfaces":[86],"near":[87],"shared":[89],"memory.":[90],"We":[91],"implement":[92],"DPU":[94,139,158],"inside":[95,141],"FPGA":[100,178],"we":[102,130],"add":[103],"features":[104],"module":[107,140],"aware":[110],"dynamic":[112],"reconfiguration":[113],"system":[116,143,166],"software.":[117],"Starting":[118],"from":[119],"general":[121],"overview":[122],"our":[124],"design":[125],"down":[126],"components\u2019":[128],"structure,":[129],"introduce":[131],"place":[133],"role":[136],"reconfigurable":[146],"secure":[147],"implementation":[148],"FPGA.":[153],"description":[155],"concept,":[159],"its":[160],"implementation,":[161],"integration":[163],"into":[164],"described":[168],"detail.":[170],"Finally,":[171],"is":[174],"fully":[175],"implemented":[176],"tested":[180],"Xilinx":[183],"Virtex-II":[184],"Pro":[185],"board.":[186]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}