{"id":"https://openalex.org/W2161546854","doi":"https://doi.org/10.1109/ipdps.2008.4536513","title":"Flexible parallel pipeline network-on-chip based on dynamic packet identity management","display_name":"Flexible parallel pipeline network-on-chip based on dynamic packet identity management","publication_year":2008,"publication_date":"2008-04-01","ids":{"openalex":"https://openalex.org/W2161546854","doi":"https://doi.org/10.1109/ipdps.2008.4536513","mag":"2161546854"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2008.4536513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536513","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058797993","display_name":"Faizal Arya Samman","orcid":"https://orcid.org/0000-0002-1985-5805"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Faizal A. Samman","raw_affiliation_strings":["Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Hessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Hessen, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046831535","display_name":"Thomas Hollstein","orcid":"https://orcid.org/0000-0002-0454-6479"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Hollstein","raw_affiliation_strings":["Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Hessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Hessen, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Hessen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Technische Universit\u00e4t Darmstadt, Hessen, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7628,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.78969711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7518864870071411},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6126609444618225},{"id":"https://openalex.org/keywords/source-routing","display_name":"Source routing","score":0.6123148798942566},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.6084340810775757},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5705918669700623},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.552341639995575},{"id":"https://openalex.org/keywords/flow-control","display_name":"Flow control (data)","score":0.459170401096344},{"id":"https://openalex.org/keywords/dsrflow","display_name":"DSRFLOW","score":0.43926480412483215},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.43316948413848877},{"id":"https://openalex.org/keywords/link-state-packet","display_name":"Link state packet","score":0.4244711697101593},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42371535301208496},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.41046062111854553},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.3383437395095825},{"id":"https://openalex.org/keywords/processing-delay","display_name":"Processing delay","score":0.3211202025413513},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.30276060104370117},{"id":"https://openalex.org/keywords/transmission-delay","display_name":"Transmission delay","score":0.1825868785381317},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08478984236717224}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7518864870071411},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6126609444618225},{"id":"https://openalex.org/C44010500","wikidata":"https://www.wikidata.org/wiki/Q1422567","display_name":"Source routing","level":5,"score":0.6123148798942566},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.6084340810775757},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5705918669700623},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.552341639995575},{"id":"https://openalex.org/C186766456","wikidata":"https://www.wikidata.org/wiki/Q612457","display_name":"Flow control (data)","level":2,"score":0.459170401096344},{"id":"https://openalex.org/C193794138","wikidata":"https://www.wikidata.org/wiki/Q5206182","display_name":"DSRFLOW","level":5,"score":0.43926480412483215},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.43316948413848877},{"id":"https://openalex.org/C141947644","wikidata":"https://www.wikidata.org/wiki/Q3888408","display_name":"Link state packet","level":5,"score":0.4244711697101593},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42371535301208496},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.41046062111854553},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.3383437395095825},{"id":"https://openalex.org/C21434264","wikidata":"https://www.wikidata.org/wiki/Q7247320","display_name":"Processing delay","level":4,"score":0.3211202025413513},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.30276060104370117},{"id":"https://openalex.org/C108921912","wikidata":"https://www.wikidata.org/wiki/Q7834639","display_name":"Transmission delay","level":3,"score":0.1825868785381317},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08478984236717224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2008.4536513","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2008.4536513","pdf_url":null,"source":{"id":"https://openalex.org/S4210174069","display_name":"Proceedings - IEEE International Parallel and Distributed Processing Symposium","issn_l":"1530-2075","issn":["1530-2075"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE International Symposium on Parallel and Distributed Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1906758571","https://openalex.org/W1946139549","https://openalex.org/W1983137717","https://openalex.org/W2011403724","https://openalex.org/W2020465766","https://openalex.org/W2031273683","https://openalex.org/W2068129030","https://openalex.org/W2088512458","https://openalex.org/W2096856647","https://openalex.org/W2103839010","https://openalex.org/W2108727674","https://openalex.org/W2109492692","https://openalex.org/W2109938733","https://openalex.org/W2111927499","https://openalex.org/W2114453311","https://openalex.org/W2116981307","https://openalex.org/W2130183852","https://openalex.org/W2142127152","https://openalex.org/W2146421115","https://openalex.org/W2155131052","https://openalex.org/W2157985422","https://openalex.org/W2160642395","https://openalex.org/W2161755212","https://openalex.org/W2162788247","https://openalex.org/W2172212694","https://openalex.org/W2541314013","https://openalex.org/W3168147901","https://openalex.org/W4235172414","https://openalex.org/W4251330784","https://openalex.org/W4251448291","https://openalex.org/W4253638730"],"related_works":["https://openalex.org/W1963915651","https://openalex.org/W2626118608","https://openalex.org/W1871186498","https://openalex.org/W1582906029","https://openalex.org/W2188397134","https://openalex.org/W1765106989","https://openalex.org/W1976718066","https://openalex.org/W2991062139","https://openalex.org/W1571253810","https://openalex.org/W76517432"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"network-on-chip":[4],"(NoC)":[5],"with":[6,40,72],"flexible":[7],"infrastructure":[8],"based":[9,21],"on":[10,22],"dynamic":[11,49],"wormhole":[12,36],"packet":[13,37,50,73],"identity":[14,51],"mapping":[15],"management.":[16],"The":[17,30,66],"NoCs":[18],"are":[19,53,69,96,133],"developed":[20],"VHDL-modular":[23],"approach":[24],"to":[25,55,82,101,124],"support":[26,56],"the":[27,86,99,103,106,115],"design":[28],"flexibility.":[29],"on-chip":[31,67],"router":[32],"switches":[33],"packets":[34],"using":[35],"switching":[38],"method":[39],"synchronous":[41],"parallel":[42],"pipeline":[43],"technique.":[44,65],"Contention-free":[45],"routing":[46,94,131],"algorithms":[47,95],"and":[48,60,76,92,114,141],"management":[52],"proposed":[54],"wire-":[57],"through-share":[58],"methodology":[59],"identity-slot":[61],"division":[62],"multiple":[63],"access":[64],"routers":[68],"also":[70],"equipped":[71],"flow":[74],"control":[75,80],"automatic":[77],"injection":[78],"rate":[79],"mechanism":[81],"avoid":[83],"packet-loss,":[84],"when":[85],"NoC":[87,100,107,138],"is":[88],"congested.":[89],"Some":[90],"static":[91,130],"adaptive":[93,127],"implemented":[97],"in":[98],"observe":[102],"performance":[104],"of":[105],"over":[108,129],"some":[109],"selected":[110],"network":[111],"traffic":[112],"patterns":[113],"logic":[116],"consumption":[117],"(using":[118],"CMOS":[119],"standard-cell":[120],"library).":[121],"Area":[122],"overheads":[123],"implement":[125],"several":[126],"routings":[128],"algorithm":[132],"less":[134],"than":[135],"9%.":[136],"Our":[137],"guarantees":[139],"in-order":[140],"lossless":[142],"message":[143],"flits":[144],"delivery.":[145]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}