{"id":"https://openalex.org/W2101933689","doi":"https://doi.org/10.1109/ipdps.2007.370237","title":"Microarchitectural Support for Speculative Register Renaming","display_name":"Microarchitectural Support for Speculative Register Renaming","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2101933689","doi":"https://doi.org/10.1109/ipdps.2007.370237","mag":"2101933689"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2007.370237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2007.370237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/112380","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073821260","display_name":"Jes\u00fas Alastruey-Bened\u00e9","orcid":"https://orcid.org/0000-0003-4164-5078"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Jesus Alastruey","raw_affiliation_strings":["Department Inform\u00e1tica e Ingeniera de Sistemas-I3A, Universidad de Zaragoza, Zaragoza, Spain","Dept. Informatica e Ingenieria de Sistemas, Zaragoza Univ"],"affiliations":[{"raw_affiliation_string":"Department Inform\u00e1tica e Ingeniera de Sistemas-I3A, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Dept. Informatica e Ingenieria de Sistemas, Zaragoza Univ","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037276807","display_name":"Teresa Monreal","orcid":"https://orcid.org/0000-0002-0458-2234"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Teresa Monreal","raw_affiliation_strings":["Department Inform\u00e1tica e Ingeniera de Sistemas-IA, Universidad de Zaragoza, Zaragoza, Spain","Dept. Informatica e Ingenieria de Sistemas, Zaragoza Univ"],"affiliations":[{"raw_affiliation_string":"Department Inform\u00e1tica e Ingeniera de Sistemas-IA, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Dept. Informatica e Ingenieria de Sistemas, Zaragoza Univ","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050160407","display_name":"V\u00edctor Vi\u00f1als","orcid":"https://orcid.org/0000-0002-5976-1352"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Victor Vinals","raw_affiliation_strings":["Department Inform\u00e1tica e Ingeniera de Sistemas-IA, Universidad de Zaragoza, Zaragoza, Spain","Dept. Informatica e Ingenieria de Sistemas, Zaragoza Univ"],"affiliations":[{"raw_affiliation_string":"Department Inform\u00e1tica e Ingeniera de Sistemas-IA, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Dept. Informatica e Ingenieria de Sistemas, Zaragoza Univ","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020844763","display_name":"Mateo Valero","orcid":"https://orcid.org/0000-0003-2917-2482"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mateo Valero","raw_affiliation_strings":["Department dArquitectura de Computadors, Universitat Politecnica de Cataluaya and BSC, Barcelona, Spain","Universitat Polit\u00e8cnica de Catalu\u00f1a and BSC, Dept. d'Arquitectura de Computadors, Barcelona, Spain. mateo@ac.upc.edu"],"affiliations":[{"raw_affiliation_string":"Department dArquitectura de Computadors, Universitat Politecnica de Cataluaya and BSC, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Universitat Polit\u00e8cnica de Catalu\u00f1a and BSC, Dept. d'Arquitectura de Computadors, Barcelona, Spain. mateo@ac.upc.edu","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073821260"],"corresponding_institution_ids":["https://openalex.org/I255234318"],"apc_list":null,"apc_paid":null,"fwci":0.6365,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71744331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9199045300483704},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.8257080912590027},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7544315457344055},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6440110802650452},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6121733784675598},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5752459764480591},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5542888045310974},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.5110701322555542},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3551657199859619},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33866214752197266},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30271366238594055},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.10186111927032471}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9199045300483704},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.8257080912590027},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544315457344055},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6440110802650452},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6121733784675598},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5752459764480591},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5542888045310974},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.5110701322555542},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3551657199859619},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33866214752197266},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30271366238594055},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.10186111927032471},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2007.370237","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2007.370237","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/303152","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/112380","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/303152","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/112380","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1621657695","https://openalex.org/W1949410241","https://openalex.org/W2004466512","https://openalex.org/W2057041476","https://openalex.org/W2089363288","https://openalex.org/W2101084218","https://openalex.org/W2108449262","https://openalex.org/W2110078216","https://openalex.org/W2110263160","https://openalex.org/W2112833506","https://openalex.org/W2118896605","https://openalex.org/W2128252715","https://openalex.org/W2129760904","https://openalex.org/W2130653499","https://openalex.org/W2133476421","https://openalex.org/W2137860371","https://openalex.org/W2138351227","https://openalex.org/W2145462867","https://openalex.org/W2147098645","https://openalex.org/W2148051985","https://openalex.org/W2148662141","https://openalex.org/W2148954445","https://openalex.org/W2153456949","https://openalex.org/W2159254447","https://openalex.org/W2166507185","https://openalex.org/W2170964574","https://openalex.org/W4233277524","https://openalex.org/W4235422668","https://openalex.org/W4241271647","https://openalex.org/W4241874262","https://openalex.org/W4244495268","https://openalex.org/W4244763500","https://openalex.org/W4245021564","https://openalex.org/W4251468890","https://openalex.org/W4252472210","https://openalex.org/W6602613798","https://openalex.org/W6673006336"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2088203538","https://openalex.org/W2148662141","https://openalex.org/W2159389028"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"and":[3,75,101,120,140,165,169],"evaluates":[4],"a":[5,41,57,111,145,184,195,201],"new":[6],"microarchitecture":[7],"for":[8,167],"out-of-order":[9],"processors":[10],"that":[11,68,115],"supports":[12],"speculative":[13,17,21,30,118],"renaming.":[14],"We":[15,98,122],"call":[16,123],"renaming":[18,37,128],"to":[19,45,163],"the":[20,29,49,65,70,83,178,181],"omission":[22,100,119],"of":[23,33,85,137],"physical":[24,34,50],"register":[25,42,51,60,86],"allocation":[26],"along":[27],"with":[28,149,154,200],"early":[31],"release":[32,102],"registers.":[35,97],"These":[36],"policies":[38,103],"may":[39],"cause":[40],"operand":[43],"not":[44],"be":[46,190],"kept":[47],"in":[48,73,90],"file":[52,61],"(PRF).":[53],"Thus,":[54],"we":[55,94,109],"add":[56],"low-ported":[58],"auxiliary":[59],"(XRF)":[62],"located":[63],"outside":[64],"processor":[66,148],"core":[67],"keeps":[69],"values":[71],"absent":[72],"PRF":[74,91,179,188,197],"supplies":[76],"them":[77],"at":[78],"higher":[79],"latency.":[80],"To":[81],"support":[82],"location":[84],"operands":[87],"being":[88],"either":[89],"or":[92],"XRF,":[93,158,204],"use":[95,110],"virtual":[96],"consider":[99],"directed":[104],"by":[105,194],"hardware":[106],"prediction.":[107],"Namely,":[108],"single":[112],"last-use":[113,131,134],"predictor":[114,135],"directs":[116],"both":[117],"release.":[121],"this":[124],"mechanism":[125],"SR-LUP":[126,153,193],"(speculative":[127],"based":[129],"on":[130],"prediction).":[132],"Two":[133],"designs":[136],"incremental":[138],"complexity":[139],"performance":[141],"are":[142],"analyzed.":[143],"In":[144],"256-ROB,":[146],"8-way":[147],"an":[150,155],"80int+80fp":[151],"PRF,":[152],"11-port":[156],"256int+256fp":[157],"speeds":[159],"up":[160,162,199],"computations":[161],"11.5%":[164],"29%":[166],"INT":[168],"FP":[170,175],"SPEC2K":[171],"benchmarks,":[172,176],"respectively.":[173],"For":[174],"if":[177],"limits":[180],"clock":[182],"frequency,":[183],"conventionally":[185],"managed":[186],"128int+128fp":[187],"can":[189],"replaced":[191],"using":[192],"64int+64fp":[196],"backed":[198],"10-port":[202],"224int+224fp":[203],"showing":[205],"19%":[206],"IPS":[207],"gain.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}