{"id":"https://openalex.org/W3142393530","doi":"https://doi.org/10.1109/ipdps.2006.1639641","title":"Performance evaluation of wormhole routed network processor-memory interconnects","display_name":"Performance evaluation of wormhole routed network processor-memory interconnects","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3142393530","doi":"https://doi.org/10.1109/ipdps.2006.1639641","mag":"3142393530"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel &amp; Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://stars.library.ucf.edu/scopus2000/9108","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032015261","display_name":"T. Kocak","orcid":"https://orcid.org/0000-0001-8867-2263"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Kocak","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020234233","display_name":"Jacob Engel","orcid":null},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Engel","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5032015261"],"corresponding_institution_ids":["https://openalex.org/I106165777"],"apc_list":null,"apc_paid":null,"fwci":0.3195,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70434998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"3","issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9855999946594238,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7838747501373291},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7805469036102295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74648118019104},{"id":"https://openalex.org/keywords/wormhole","display_name":"Wormhole","score":0.6888405680656433},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5820210576057434},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5219371318817139},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5117213726043701},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5107438564300537},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5102264881134033},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.44180402159690857},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33506566286087036},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17792746424674988}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7838747501373291},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7805469036102295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74648118019104},{"id":"https://openalex.org/C29013271","wikidata":"https://www.wikidata.org/wiki/Q7544","display_name":"Wormhole","level":2,"score":0.6888405680656433},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5820210576057434},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5219371318817139},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5117213726043701},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5107438564300537},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5102264881134033},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.44180402159690857},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33506566286087036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17792746424674988},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2006.1639641","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639641","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel &amp; Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:stars.library.ucf.edu:scopus2000-10107","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2000/9108","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2000s","raw_type":"text"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/577eac03-63b8-4cc0-8987-451978c17924","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/577eac03-63b8-4cc0-8987-451978c17924","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kocak, T & Engel, J 2006, Performance evaluation of wormhole routed network processor-memory interconnects. in 20th International Parallel and Distributed Processing Symposium, Rhodes Island, Greece. Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/IPDPS.2006.1639641","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:stars.library.ucf.edu:scopus2000-10107","is_oa":true,"landing_page_url":"https://stars.library.ucf.edu/scopus2000/9108","pdf_url":null,"source":{"id":"https://openalex.org/S4210172555","display_name":"Journal of International Crisis and Risk Communication Research","issn_l":"2576-0017","issn":["2576-0017","2576-0025"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus Export 2000s","raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W42081320","https://openalex.org/W1914447386","https://openalex.org/W1964602554","https://openalex.org/W2098927482","https://openalex.org/W2139124612","https://openalex.org/W2142127152","https://openalex.org/W2155388085","https://openalex.org/W2163253980","https://openalex.org/W2165021839","https://openalex.org/W4239227582","https://openalex.org/W6601697621"],"related_works":["https://openalex.org/W1559812758","https://openalex.org/W4248001395","https://openalex.org/W1645600878","https://openalex.org/W2135248929","https://openalex.org/W2092690310","https://openalex.org/W1493624592","https://openalex.org/W3190662310","https://openalex.org/W2798440551","https://openalex.org/W1507878993","https://openalex.org/W2765822612"],"abstract_inverted_index":{"Network":[0],"line":[1,7,45,98,116],"cards":[2],"are":[3,17,37,121],"experiencing":[4],"ever":[5],"increasing":[6],"rates,":[8],"random":[9],"data":[10,26],"bursts,":[11],"and":[12,29,47,63,71,119],"limited":[13,38],"space.":[14],"Hence,":[15],"they":[16,120],"more":[18,59],"vulnerable":[19],"than":[20],"other":[21],"processor-memory":[22],"environments,":[23],"to":[24,32,57,84,123],"create":[25],"transfer":[27],"bottlenecks":[28],"hot-spots.":[30],"Solutions":[31],"the":[33,40,44,68,86,114],"memory":[34],"bandwidth":[35],"bottleneck":[36],"by":[39],"area":[41],"available":[42],"on":[43],"card":[46,117],"network":[48],"processor":[49],"I/O":[50],"pins.":[51],"As":[52],"a":[53],"result,":[54],"we":[55],"propose":[56],"explore":[58],"suitable":[60],"off-chip":[61,92],"interconnect":[62,82,95,110],"communication":[64],"mechanisms":[65],"that":[66,72,104],"replace":[67],"existing":[69,115],"systems":[70],"provide":[73],"extraordinary":[74],"high":[75],"throughput.":[76],"We":[77],"utilize":[78],"our":[79],"custom-designed,":[80],"event-driven,":[81],"simulator":[83],"evaluate":[85],"performance":[87,101],"of":[88],"wormhole":[89,105],"routed":[90,106],"packet-based":[91],"k-ary":[93,107],"n-cube":[94,108],"architectures":[96],"for":[97],"cards.":[99],"Our":[100],"results":[102],"show":[103],"based":[109],"topologies":[111],"significantly":[112],"outperform":[113],"interconnects":[118],"able":[122],"sustain":[124],"higher":[125],"traffic":[126],"loads":[127]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}
