{"id":"https://openalex.org/W3148775727","doi":"https://doi.org/10.1109/ipdps.2006.1639623","title":"Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution","display_name":"Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3148775727","doi":"https://doi.org/10.1109/ipdps.2006.1639623","mag":"3148775727"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011052346","display_name":"Riad Ben Mouhoub","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"R.B. Mouhoub","raw_affiliation_strings":["ENSTA, FRANCE"],"affiliations":[{"raw_affiliation_string":"ENSTA, FRANCE","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Hammami","raw_affiliation_strings":["ENSTA, FRANCE"],"affiliations":[{"raw_affiliation_string":"ENSTA, FRANCE","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5011052346"],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.70098507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.8955199122428894},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8546568751335144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7858425378799438},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7697475552558899},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.547153115272522},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5073277354240417},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49143707752227783},{"id":"https://openalex.org/keywords/space-exploration","display_name":"Space exploration","score":0.4464153051376343},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.43712109327316284},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41591763496398926},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10451272130012512},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10112494230270386}],"concepts":[{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.8955199122428894},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8546568751335144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7858425378799438},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7697475552558899},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.547153115272522},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5073277354240417},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49143707752227783},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.4464153051376343},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.43712109327316284},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41591763496398926},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10451272130012512},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10112494230270386},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1794452295","https://openalex.org/W1850405760","https://openalex.org/W1975079715","https://openalex.org/W1986698883","https://openalex.org/W2025816492","https://openalex.org/W2033708281","https://openalex.org/W2036109172","https://openalex.org/W2086053354","https://openalex.org/W2113311900","https://openalex.org/W2126105956","https://openalex.org/W2126997347","https://openalex.org/W2151174323","https://openalex.org/W2158610871","https://openalex.org/W2481725867","https://openalex.org/W4292408320"],"related_works":["https://openalex.org/W2154523322","https://openalex.org/W2083200807","https://openalex.org/W2145092870","https://openalex.org/W3148775727","https://openalex.org/W2178653557","https://openalex.org/W2579738641","https://openalex.org/W4301487246","https://openalex.org/W2145929661","https://openalex.org/W2010254791","https://openalex.org/W185349370"],"abstract_inverted_index":{"Design":[0],"space":[1,29,62,79],"exploration":[2,30,63,80],"of":[3,22,35,85],"multiprocessors":[4,15,54],"on":[5,55,71,76],"chip":[6,56,77],"requires":[7],"both":[8],"automatic":[9],"performance":[10,17,50],"analysis":[11],"techniques":[12],"and":[13,38],"efficient":[14],"configuration":[16,25],"evaluation.":[18],"Prohibitive":[19],"simulation":[20,94],"time":[21],"single":[23],"multiprocessor":[24,75],"makes":[26],"large":[27],"design":[28,61,78],"impossible":[31],"without":[32],"massive":[33],"use":[34],"computing":[36],"resources":[37],"still":[39],"implementation":[40],"issues":[41],"are":[42],"not":[43],"tackled.":[44],"This":[45],"paper":[46],"proposes":[47],"a":[48,59,72,82],"new":[49],"evaluation":[51],"methodology":[52],"for":[53],"which":[57],"conduct":[58],"multiobjective":[60],"through":[64],"emulation.":[65],"The":[66],"proposed":[67],"approach":[68],"is":[69],"validated":[70],"4":[73],"way":[74],"where":[81],"6":[83],"order":[84],"magnitude":[86],"improvement":[87],"have":[88],"been":[89],"achieved":[90],"over":[91],"cycle":[92],"accurate":[93]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}