{"id":"https://openalex.org/W4240853608","doi":"https://doi.org/10.1109/ipdps.2006.1639521","title":"Placement and routing of Boolean functions in constrained FPGAs using a distributed genetic algorithm and local search","display_name":"Placement and routing of Boolean functions in constrained FPGAs using a distributed genetic algorithm and local search","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W4240853608","doi":"https://doi.org/10.1109/ipdps.2006.1639521"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047373401","display_name":"M.R. del Solar","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"M.R. del Solar","raw_affiliation_strings":["Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain"],"affiliations":[{"raw_affiliation_string":"Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083078439","display_name":"J.M.S. Perez","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.M.S. Perez","raw_affiliation_strings":["Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain"],"affiliations":[{"raw_affiliation_string":"Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059757284","display_name":"Juan A. G\u00f3mez\u2010Pulido","orcid":"https://orcid.org/0000-0002-0441-9402"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.A.G. Pulido","raw_affiliation_strings":["Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain"],"affiliations":[{"raw_affiliation_string":"Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049408851","display_name":"Miguel A. Vega\u2010Rodr\u00edguez","orcid":"https://orcid.org/0000-0002-3003-758X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.A.V. Rodriguez","raw_affiliation_strings":["Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain"],"affiliations":[{"raw_affiliation_string":"Department de Inform\u00e1tica, Escuela Polit\u00e9cnica, Caceres, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047373401"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45651251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"7 pp.","last_page":"7 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7847163081169128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7742899656295776},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6269406676292419},{"id":"https://openalex.org/keywords/local-search","display_name":"Local search (optimization)","score":0.5346476435661316},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.5062915086746216},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.48737388849258423},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.48619168996810913},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4772910177707672},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.436295747756958},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.43523216247558594},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3877607583999634},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3238021731376648},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.29889291524887085},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.17227748036384583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14922913908958435},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09424874186515808}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7847163081169128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7742899656295776},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6269406676292419},{"id":"https://openalex.org/C135320971","wikidata":"https://www.wikidata.org/wiki/Q1868524","display_name":"Local search (optimization)","level":2,"score":0.5346476435661316},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.5062915086746216},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.48737388849258423},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.48619168996810913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4772910177707672},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.436295747756958},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.43523216247558594},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3877607583999634},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3238021731376648},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.29889291524887085},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.17227748036384583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14922913908958435},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09424874186515808},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2134954564","https://openalex.org/W2607589993","https://openalex.org/W3023540311","https://openalex.org/W4301173492"],"related_works":["https://openalex.org/W3146360095","https://openalex.org/W1571681534","https://openalex.org/W2184011203","https://openalex.org/W2042759115","https://openalex.org/W1980984060","https://openalex.org/W113636695","https://openalex.org/W3183044703","https://openalex.org/W2153380648","https://openalex.org/W1964677779","https://openalex.org/W2547355295"],"abstract_inverted_index":{"In":[0,80],"this":[1],"work":[2,128],"we":[3,92],"present":[4],"a":[5,44,60,95,103],"system":[6],"for":[7],"implementing":[8],"the":[9,15,21,28,68,78,85,89,114,125,143,148],"placement":[10,69,112],"and":[11,70,145],"routing":[12,71,90],"stages":[13],"in":[14,46,153],"FPGA":[16],"cycle":[17],"of":[18,34,156],"design,":[19],"into":[20,77],"physical":[22],"design":[23],"stage.":[24],"We":[25],"start":[26],"with":[27,129],"ISCAS":[29],"benchmarks,":[30],"on":[31],"EDIF":[32],"format,":[33],"Boolean":[35],"functions":[36],"to":[37,48,56,82,84,87,127],"be":[38,57],"implemented.":[39],"They":[40],"are":[41],"processed":[42,58],"by":[43,59],"parser":[45],"order":[47,81],"obtain":[49],"an":[50],"internal":[51],"representation":[52],"which":[53],"is":[54,121],"able":[55],"genetic":[61],"algorithm":[62],"(GA)":[63],"tool.":[64],"This":[65],"tool":[66],"develops":[67],"tasks,":[72],"considering":[73,109],"possible":[74],"restricted":[75,115],"area":[76],"FPGA.":[79],"help":[83],"GA":[86,120],"make":[88],"stage":[91],"have":[93,136],"added":[94],"local":[96,100],"search":[97,101],"procedure.":[98],"That":[99],"gets":[102],"path":[104],"between":[105],"two":[106],"points":[107],"without":[108],"neither":[110],"their":[111],"nor":[113],"areas":[116],"among":[117],"them.":[118],"The":[119,134],"fully":[122],"customizable,":[123],"featuring":[124],"ability":[126],"one":[130],"or":[131],"several":[132],"islands.":[133],"experiments":[135],"verified":[137],"that":[138],"using":[139],"distributing":[140],"execution":[141],"improves":[142],"costs":[144],"speeds":[146],"up":[147],"convergence":[149],"towards":[150],"better":[151],"results":[152],"smaller":[154],"slots":[155],"time.":[157]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}