{"id":"https://openalex.org/W3143714452","doi":"https://doi.org/10.1109/ipdps.2006.1639491","title":"VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow","display_name":"VHDL to FPGA automatic IP-Core generation: a case study on Xilinx design flow","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3143714452","doi":"https://doi.org/10.1109/ipdps.2006.1639491","mag":"3143714452"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028565685","display_name":"Fabrizio Ferrandi","orcid":"https://orcid.org/0000-0003-0301-4419"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Ferrandi","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042446407","display_name":"G. Ferrara","orcid":"https://orcid.org/0000-0002-1137-6252"},"institutions":[{"id":"https://openalex.org/I1325886976","display_name":"Siemens (Germany)","ror":"https://ror.org/059mq0909","country_code":"DE","type":"company","lineage":["https://openalex.org/I1325886976"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"G. Ferrara","raw_affiliation_strings":["Siemens SpA, Germany"],"affiliations":[{"raw_affiliation_string":"Siemens SpA, Germany","institution_ids":["https://openalex.org/I1325886976"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018289442","display_name":"Roberto Palazzo","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Palazzo","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062883620","display_name":"Vincenzo Rana","orcid":"https://orcid.org/0000-0001-6851-1737"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Rana","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M.D. Santambrogio","raw_affiliation_strings":["Politecnico di Milano, DEI, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano, DEI, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5028565685"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.8362,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.75574621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8713599443435669},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8653439283370972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7661511898040771},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6703421473503113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6268300414085388},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5777624845504761},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5603731870651245},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5310701727867126}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8713599443435669},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8653439283370972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7661511898040771},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6703421473503113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6268300414085388},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5777624845504761},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5603731870651245},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5310701727867126},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2006.1639491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/543518","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/543518","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1600376710","https://openalex.org/W2593962955","https://openalex.org/W6635990998","https://openalex.org/W6734820745"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2538906952"],"abstract_inverted_index":{"This":[0],"paper":[1],"aims":[2],"at":[3],"introducing":[4],"a":[5,27,40,50,79],"methodology":[6],"that":[7,53],"allows":[8],"an":[9],"easy":[10],"implementation":[11,67],"of":[12,64,68],"IP-Cores":[13],"focusing":[14],"only":[15],"on":[16,57,82],"their":[17,21,24],"functionalities":[18],"rather":[19],"than":[20],"interfaces":[22],"and":[23,98],"integration":[25],"in":[26,43],"given":[28],"architecture.":[29],"The":[30],"proposed":[31],"approach":[32],"implements":[33],"all":[34],"the":[35,60,65,69,73,83,91],"communication":[36,85],"infrastructure":[37],"needed":[38],"by":[39],"component,":[41],"described":[42],"VHDL,":[44],"to":[45,62],"be":[46,55],"finally":[47],"inserted":[48],"into":[49],"real":[51],"architecture":[52],"can":[54],"implemented":[56],"FPGAs,":[58],"reducing":[59],"time":[61],"market":[63],"final":[66],"system.":[70],"To":[71],"validate":[72],"entire":[74],"methodology,":[75],"we":[76],"have":[77],"performed":[78],"comparison":[80],"based":[81],"CoreConnect":[84],"infrastructure,":[86],"between":[87],"our":[88],"results":[89],"with":[90],"classical":[92],"Xilinx":[93],"design":[94],"flow":[95],"using":[96],"EDK":[97],"ISE.":[99]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}