{"id":"https://openalex.org/W4252089594","doi":"https://doi.org/10.1109/ipdps.2006.1639483","title":"Securing embedded programmable gate arrays in secure circuits","display_name":"Securing embedded programmable gate arrays in secure circuits","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W4252089594","doi":"https://doi.org/10.1109/ipdps.2006.1639483"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004075944","display_name":"N. Valette","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"N. Valette","raw_affiliation_strings":["Microelectronics Department, LIRMM/UMR 5506, Montpellier, France","Smartcard Division, STMicroelectronics, Rousset, France"],"affiliations":[{"raw_affiliation_string":"Microelectronics Department, LIRMM/UMR 5506, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]},{"raw_affiliation_string":"Smartcard Division, STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076076690","display_name":"L. Torres","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Torres","raw_affiliation_strings":["Microelectronics Department, LIRMM/UMR 5506, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"Microelectronics Department, LIRMM/UMR 5506, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023936913","display_name":"G. Sassatelli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Sassatelli","raw_affiliation_strings":["Microelectronics Department, LIRMM/UMR 5506, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"Microelectronics Department, LIRMM/UMR 5506, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007479917","display_name":"F. Bancel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Bancel","raw_affiliation_strings":["Smartcard Division, STMicroelectronics, Rousset, France"],"affiliations":[{"raw_affiliation_string":"Smartcard Division, STMicroelectronics, Rousset, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004075944"],"corresponding_institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70458638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9753000140190125,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9639999866485596,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.8807228803634644},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7995548248291016},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7306481003761292},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6368889808654785},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5886762142181396},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5539765954017639},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5459702014923096},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5432970523834229},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5229647755622864},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.4668213725090027},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.44558185338974},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4391682744026184},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42362335324287415},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37818771600723267},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.25428643822669983},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19278913736343384},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17410287261009216},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.15549889206886292}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.8807228803634644},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7995548248291016},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7306481003761292},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6368889808654785},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5886762142181396},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5539765954017639},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5459702014923096},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5432970523834229},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5229647755622864},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.4668213725090027},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.44558185338974},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4391682744026184},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42362335324287415},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37818771600723267},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25428643822669983},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19278913736343384},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17410287261009216},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.15549889206886292},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2006.1639483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-00102781v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00102781","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IPDP 2006 - 20th IEEE International Parallel & Distributed Processing Symposium, Apr 2006, Rhodes Island, Greece. pp.215-221, ⟨10.1109/IPDPS.2006.1639483⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1597805936","https://openalex.org/W1772067890","https://openalex.org/W1865418926","https://openalex.org/W2054546630","https://openalex.org/W2172988812","https://openalex.org/W4210349844","https://openalex.org/W6678744995"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W2376859467","https://openalex.org/W2038293309","https://openalex.org/W2764789987","https://openalex.org/W1972395546","https://openalex.org/W3163714531","https://openalex.org/W2143509781","https://openalex.org/W4309935840","https://openalex.org/W1537198282"],"abstract_inverted_index":{"The":[0],"purpose":[1],"of":[2,10,73],"this":[3],"article":[4,61],"is":[5,27,68],"to":[6,57],"propose":[7],"a":[8,78],"survey":[9],"possible":[11],"approaches":[12],"for":[13],"implementing":[14],"embedded":[15],"reconfigurable":[16],"gate":[17,49],"arrays":[18],"into":[19],"secure":[20,24,79],"circuits.":[21],"A":[22],"standard":[23],"interfacing":[25],"architecture":[26],"proposed":[28],"and":[29],"motivations":[30],"justifying":[31],"such":[32],"an":[33],"approach":[34],"are":[35],"discussed.":[36],"This":[37,60],"paper":[38],"also":[39],"lists":[40],"all":[41],"features":[42],"offered":[43],"by":[44],"FPGA":[45],"vendors":[46],"(field":[47],"programmable":[48,75],"array)":[50],"aiming":[51],"at":[52],"securing":[53],"those":[54],"circuits":[55],"according":[56],"different":[58],"concerns.":[59],"emphasizes":[62],"on":[63,77],"configuration":[64],"memory":[65],"programming":[66],"which":[67],"probably":[69],"the":[70],"weakest":[71],"point":[72],"using":[74],"devices":[76],"context.":[80]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}