{"id":"https://openalex.org/W3150810183","doi":"https://doi.org/10.1109/ipdps.2006.1639481","title":"Design and analysis of matching circuit architectures for a closest match lookup","display_name":"Design and analysis of matching circuit architectures for a closest match lookup","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3150810183","doi":"https://doi.org/10.1109/ipdps.2006.1639481","mag":"3150810183"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027789250","display_name":"Kieran McLaughlin","orcid":"https://orcid.org/0000-0002-1299-2364"},"institutions":[{"id":"https://openalex.org/I190778170","display_name":"Ofcom","ror":"https://ror.org/03pzspq13","country_code":"GB","type":"other","lineage":["https://openalex.org/I190778170"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"K. McLaughlin","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology, QUB, UK"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology, QUB, UK","institution_ids":["https://openalex.org/I190778170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051874724","display_name":"Friederich Kupzog","orcid":"https://orcid.org/0000-0002-4920-9337"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Kupzog","raw_affiliation_strings":["The Institute of Electrical Engineering, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"The Institute of Electrical Engineering, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016532646","display_name":"Holger Blume","orcid":"https://orcid.org/0000-0002-0640-6875"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Blume","raw_affiliation_strings":["The Institute of Electrical Engineering, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"The Institute of Electrical Engineering, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081260331","display_name":"Siren Sezer","orcid":"https://orcid.org/0000-0002-7326-8388"},"institutions":[{"id":"https://openalex.org/I190778170","display_name":"Ofcom","ror":"https://ror.org/03pzspq13","country_code":"GB","type":"other","lineage":["https://openalex.org/I190778170"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"S. Sezer","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology, QUB, UK"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology, QUB, UK","institution_ids":["https://openalex.org/I190778170"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011494227","display_name":"Thomas Noll","orcid":"https://orcid.org/0000-0002-1865-1798"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Noll","raw_affiliation_strings":["The Institute of Electrical Engineering, RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"The Institute of Electrical Engineering, RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111565223","display_name":"J.V. McCanny","orcid":null},"institutions":[{"id":"https://openalex.org/I190778170","display_name":"Ofcom","ror":"https://ror.org/03pzspq13","country_code":"GB","type":"other","lineage":["https://openalex.org/I190778170"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. McCanny","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology, QUB, UK"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology, QUB, UK","institution_ids":["https://openalex.org/I190778170"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5027789250"],"corresponding_institution_ids":["https://openalex.org/I190778170"],"apc_list":null,"apc_paid":null,"fwci":0.8362,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75691134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/trie","display_name":"Trie","score":0.8152999877929688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7809327840805054},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7426484823226929},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6935996413230896},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5825431942939758},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48623672127723694},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47612935304641724},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46680429577827454},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.45046374201774597},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4170481860637665},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40540507435798645},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37037503719329834},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3499906063079834},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.2747046649456024},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2630921006202698},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23435670137405396},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.116220623254776},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11038410663604736},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0989011824131012}],"concepts":[{"id":"https://openalex.org/C190290938","wikidata":"https://www.wikidata.org/wiki/Q387015","display_name":"Trie","level":3,"score":0.8152999877929688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7809327840805054},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7426484823226929},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6935996413230896},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5825431942939758},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48623672127723694},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47612935304641724},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46680429577827454},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.45046374201774597},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4170481860637665},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40540507435798645},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37037503719329834},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3499906063079834},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.2747046649456024},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2630921006202698},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23435670137405396},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.116220623254776},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11038410663604736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0989011824131012},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2006.1639481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/eb233b80-c9cb-4da9-a9eb-6b8292e64041","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/eb233b80-c9cb-4da9-a9eb-6b8292e64041","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"McLaughlin, K, Sezer, S, McCanny, J, Kupzog, F, Blume, H & Noll, T 2006, Design and analysis of matching circuit architectures for a closest match lookup. in 20th International Parallel and Distributed Processing Symposium, IPDPS 2006. vol. 2006. https://doi.org/10.1109/IPDPS.2006.1639481","raw_type":"info:eu-repo/semantics/other"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1557082763","https://openalex.org/W1991848143","https://openalex.org/W2010482300","https://openalex.org/W2091638198","https://openalex.org/W2141362724","https://openalex.org/W2337480916","https://openalex.org/W4231604344"],"related_works":["https://openalex.org/W2389419249","https://openalex.org/W2612197248","https://openalex.org/W2155289750","https://openalex.org/W1579968497","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2061052666","https://openalex.org/W2117956479","https://openalex.org/W2053477566","https://openalex.org/W4255564979"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,68,77],"implementation":[4],"of":[5,8,54,67,76],"a":[6,13,28,48],"number":[7],"circuits":[9],"used":[10,32],"to":[11,42],"perform":[12],"high":[14],"speed":[15],"closest":[16],"value":[17],"match":[18,49],"lookup.":[19],"The":[20],"design":[21],"is":[22,50,71],"targeted":[23],"particularly":[24],"for":[25],"use":[26],"in":[27,33],"search":[29],"trie,":[30],"as":[31],"various":[34],"networking":[35],"lookup":[36],"applications,":[37],"but":[38],"can":[39],"be":[40],"applied":[41],"many":[43],"other":[44],"areas":[45],"where":[46],"such":[47],"required.":[51],"A":[52,64],"range":[53],"different":[55],"designs":[56],"have":[57],"been":[58],"considered":[59],"and":[60],"implemented":[61],"on":[62],"FPGA.":[63],"detailed":[65],"description":[66],"architectures":[69],"investigated":[70],"followed":[72],"by":[73],"an":[74],"analysis":[75],"synthesis":[78],"results":[79]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}