{"id":"https://openalex.org/W3143041985","doi":"https://doi.org/10.1109/ipdps.2006.1639478","title":"An optically differential reconfigurable gate array with a holographic memory","display_name":"An optically differential reconfigurable gate array with a holographic memory","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3143041985","doi":"https://doi.org/10.1109/ipdps.2006.1639478","mag":"3143041985"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101887712","display_name":"Minoru Watanabe","orcid":"https://orcid.org/0000-0002-7452-3555"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Watanabe","raw_affiliation_strings":["Department of Systems Innovation and Informatics, Kyushu Institute of Technology, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Systems Innovation and Informatics, Kyushu Institute of Technology, Fukuoka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111961629","display_name":"Mototsugu Miyano","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Miyano","raw_affiliation_strings":["Department of Systems Innovation and Informatics, Kyushu Institute of Technology, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Systems Innovation and Informatics, Kyushu Institute of Technology, Fukuoka, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030309812","display_name":"F. Kobayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"F. Kobayashi","raw_affiliation_strings":["Department of Systems Innovation and Informatics, Kyushu Institute of Technology, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Systems Innovation and Informatics, Kyushu Institute of Technology, Fukuoka, Japan","institution_ids":["https://openalex.org/I207014233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101887712"],"corresponding_institution_ids":["https://openalex.org/I207014233"],"apc_list":null,"apc_paid":null,"fwci":2.6327,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.90223155,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"39","issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8186553716659546},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.751232385635376},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.6095516085624695},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6091381907463074},{"id":"https://openalex.org/keywords/holography","display_name":"Holography","score":0.5930312275886536},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5714611411094666},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5234702825546265},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.5088434219360352},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.4460068941116333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42997413873672485},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4067406952381134},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39624977111816406},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3451361060142517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2277178168296814},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20148667693138123},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.1968054175376892},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.14118808507919312},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.10173791646957397},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08239081501960754}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8186553716659546},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.751232385635376},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.6095516085624695},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6091381907463074},{"id":"https://openalex.org/C187590223","wikidata":"https://www.wikidata.org/wiki/Q527628","display_name":"Holography","level":2,"score":0.5930312275886536},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5714611411094666},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5234702825546265},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.5088434219360352},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.4460068941116333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42997413873672485},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4067406952381134},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39624977111816406},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3451361060142517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2277178168296814},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20148667693138123},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.1968054175376892},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.14118808507919312},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.10173791646957397},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08239081501960754},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639478","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639478","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320912","display_name":"Ministry of Education, Culture, Sports, Science and Technology","ror":"https://ror.org/048rj2z13"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334789","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1536364934","https://openalex.org/W1586802923","https://openalex.org/W2009084733","https://openalex.org/W2025562853","https://openalex.org/W2083398496","https://openalex.org/W2135931973","https://openalex.org/W2148424507","https://openalex.org/W2168753898","https://openalex.org/W4238258770","https://openalex.org/W4245017517","https://openalex.org/W7061034308"],"related_works":["https://openalex.org/W2165091308","https://openalex.org/W1966262200","https://openalex.org/W150753669","https://openalex.org/W2014165129","https://openalex.org/W2012014781","https://openalex.org/W2018518808","https://openalex.org/W2129047123","https://openalex.org/W1964654856","https://openalex.org/W4309935840","https://openalex.org/W2064975652"],"abstract_inverted_index":{"Optically":[0],"reconfigurable":[1,38,60],"gate":[2,12,39,80],"arrays":[3],"(ORGAs)":[4],"offer":[5],"the":[6,26,52,63,72],"possibility":[7],"of":[8,20,30,54,56,71],"providing":[9],"a":[10,57,79],"virtual":[11],"count":[13],"that":[14],"is":[15],"much":[16],"larger":[17],"than":[18],"those":[19],"currently":[21],"available":[22],"VLSIs":[23],"by":[24],"exploiting":[25],"large":[27],"storage":[28],"capacity":[29],"holographic":[31,67],"memory.":[32,68],"We":[33],"developed":[34],"an":[35],"optically":[36],"differential":[37],"array":[40,81],"(ODRGA-VLSI)":[41],"with":[42,62],"no":[43],"overhead":[44],"and":[45,66,75],"fast":[46],"reconfiguration":[47,73],"capability.":[48],"This":[49],"paper":[50],"presents":[51],"results":[53,70],"development":[55],"perfect":[58],"optical":[59],"system":[61],"ODRGA-VLSI":[64],"chip":[65],"Experimental":[69],"procedure":[74],"circuit":[76],"performance":[77],"on":[78],"are":[82],"also":[83],"presented":[84]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}