{"id":"https://openalex.org/W3140662015","doi":"https://doi.org/10.1109/ipdps.2006.1639477","title":"High-level synthesis with reconfigurable datapath components","display_name":"High-level synthesis with reconfigurable datapath components","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3140662015","doi":"https://doi.org/10.1109/ipdps.2006.1639477","mag":"3140662015"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://doi.org/10.1109/IPDPS.2006.1639477","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089110665","display_name":"George Economakos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"G. Economakos","raw_affiliation_strings":["School of Electrical and Computer Engineering Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering Microprocessors and Digital Systems Laboratory, National and Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5089110665"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.2859,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6245614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9301122426986694},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9289543628692627},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7810482978820801},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7410277724266052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7248164415359497},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6785824298858643},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6153989434242249},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6006324887275696},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5264725685119629},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5211315751075745},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.48836109042167664},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45169588923454285},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38486045598983765},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.16831156611442566},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13362109661102295},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0996454656124115}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9301122426986694},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9289543628692627},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7810482978820801},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7410277724266052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7248164415359497},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6785824298858643},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6153989434242249},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6006324887275696},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5264725685119629},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5211315751075745},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.48836109042167664},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45169588923454285},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38486045598983765},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.16831156611442566},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13362109661102295},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0996454656124115},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2006.1639477","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639477","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/31650","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IPDPS.2006.1639477","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:dspace.lib.ntua.gr:123456789/31650","is_oa":true,"landing_page_url":"http://doi.org/10.1109/IPDPS.2006.1639477","pdf_url":null,"source":{"id":"https://openalex.org/S4377196837","display_name":"DSpace - NTUA (National Technical University of Athens)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I174458059","host_organization_name":"National Technical University of Athens","host_organization_lineage":["https://openalex.org/I174458059"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"20th International Parallel and Distributed Processing Symposium, IPDPS 2006","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W135865946","https://openalex.org/W1499050268","https://openalex.org/W1584718004","https://openalex.org/W2038084901","https://openalex.org/W2064711953","https://openalex.org/W2079308193","https://openalex.org/W2111354701","https://openalex.org/W2115294662","https://openalex.org/W2170613188","https://openalex.org/W2493328864","https://openalex.org/W2913800469","https://openalex.org/W4233602124","https://openalex.org/W6605484620","https://openalex.org/W6684916216","https://openalex.org/W6758940942"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W1903431847","https://openalex.org/W2166021916","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W1994884893","https://openalex.org/W2137686989","https://openalex.org/W1996820488"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,76],"is":[2,111],"becoming":[3],"more":[4,117],"popular":[5],"as":[6,61,91],"design":[7,15,19,22],"densities":[8,26],"keep":[9],"increasing,":[10],"especially":[11],"in":[12,94],"the":[13,34,62,92,99,108],"ASIC":[14,21],"world.":[16],"Although":[17],"FPGA":[18,25,52],"follows":[20],"methodologies":[23],"and":[24,50],"are":[27],"increasing":[28],"too,":[29],"programmable":[30],"devices":[31,125],"also":[32],"offer":[33],"advantage":[35,106],"of":[36,102,107],"partial":[37],"reconfiguration,":[38,116],"which":[39,79],"allows":[40],"an":[41],"algorithm":[42],"to":[43],"be":[44,56,88,121],"partially":[45],"mapped":[46,63,122],"into":[47,123],"a":[48,71],"small":[49],"fixed":[51],"device":[53],"that":[54,112],"can":[55,87,97,120],"reconfigured":[57],"at":[58],"run":[59,114],"time,":[60],"application":[64],"changes":[65],"its":[66],"requirements.":[67],"This":[68],"paper":[69],"presents":[70],"novel":[72],"resource":[73],"constrained":[74],"high-level":[75],"scheduling":[77],"heuristic,":[78],"utilizes":[80],"reconfigurable":[81],"datapath":[82],"components.":[83],"The":[84,104],"resulting":[85],"schedule":[86],"shortened":[89],"so":[90],"gain":[93],"clock":[95],"cycles":[96],"overcome":[98],"timing":[100],"overhead":[101],"reconfiguration.":[103],"main":[105],"proposed":[109],"methodology":[110],"through":[113],"time":[115],"complicated":[118],"algorithms":[119],"smaller":[124],"without":[126],"speed":[127],"degradation":[128]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}