{"id":"https://openalex.org/W3151159671","doi":"https://doi.org/10.1109/ipdps.2006.1639476","title":"An automated development framework for a RISC processor with reconfigurable instruction set extensions","display_name":"An automated development framework for a RISC processor with reconfigurable instruction set extensions","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3151159671","doi":"https://doi.org/10.1109/ipdps.2006.1639476","mag":"3151159671"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014728553","display_name":"Nikolaos Vassiliadis","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Vassiliadis","raw_affiliation_strings":["Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006492102","display_name":"Georgios Theodoridis","orcid":"https://orcid.org/0000-0002-2015-108X"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Theodoridis","raw_affiliation_strings":["Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S. Nikolaidis","raw_affiliation_strings":["Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Section of Electronics and Computers, Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"e82 d","issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8471980094909668},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7598775029182434},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6951406002044678},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6831150650978088},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6672736406326294},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6315001845359802},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6164466142654419},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.575476884841919},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.5249219536781311},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5229709148406982},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5181716680526733},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4459637701511383},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4359857141971588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4271402359008789},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.4189492464065552},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37453508377075195},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2304462194442749}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8471980094909668},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7598775029182434},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6951406002044678},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6831150650978088},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6672736406326294},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6315001845359802},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6164466142654419},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.575476884841919},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.5249219536781311},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5229709148406982},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5181716680526733},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4459637701511383},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4359857141971588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4271402359008789},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.4189492464065552},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37453508377075195},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2304462194442749},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320321917","display_name":"General Secretariat for Research and Technology","ror":"https://ror.org/04yeh8h63"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W286049110","https://openalex.org/W1974169079","https://openalex.org/W2048586388","https://openalex.org/W2104559582","https://openalex.org/W2105471813","https://openalex.org/W2146188244","https://openalex.org/W2163689494","https://openalex.org/W2169996458","https://openalex.org/W4234479839","https://openalex.org/W6610278844"],"related_works":["https://openalex.org/W2900306051","https://openalex.org/W2036206036","https://openalex.org/W4387540511","https://openalex.org/W182515070","https://openalex.org/W2993622674","https://openalex.org/W4367172762","https://openalex.org/W4309639889","https://openalex.org/W4280644180","https://openalex.org/W4388344772","https://openalex.org/W3116750762"],"abstract_inverted_index":{"By":[0],"coupling":[1],"a":[2,6,37,41,84],"reconfigurable":[3,32,45,58],"hardware":[4],"to":[5,22,28,97],"standard":[7],"processor,":[8],"high":[9],"levels":[10],"of":[11,25,86],"flexibility":[12],"and":[13,64,71],"adaptability":[14],"are":[15],"achieved.":[16],"However,":[17],"this":[18,35],"approach":[19],"requires":[20],"modifications":[21],"the":[23,26,62,73,80],"compiler":[24],"processor":[27,43],"take":[29],"into":[30],"account":[31],"aspects.":[33],"In":[34],"paper,":[36],"development":[38],"framework":[39,52],"for":[40,68],"RISC":[42],"with":[44],"instruction":[46],"set":[47,85],"extensions":[48],"is":[49,53],"presented.":[50],"The":[51],"fully":[54],"automated,":[55],"hiding":[56],"all":[57],"related":[59],"issues":[60,82],"from":[61],"user":[63],"can":[65],"be":[66],"used":[67],"both":[69],"program":[70],"fine-tune":[72],"architecture":[74],"at":[75],"design":[76],"time.":[77],"We":[78],"demonstrate":[79],"above":[81],"using":[83],"benchmarks.":[87],"Experimental":[88],"results":[89],"show":[90],"an":[91],"x2.9":[92],"average":[93],"speedup":[94],"in":[95],"addition":[96],"potential":[98],"energy":[99],"reduction":[100]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}