{"id":"https://openalex.org/W4236526520","doi":"https://doi.org/10.1109/ipdps.2006.1639475","title":"ReConfigME: a detailed implementation of an operating system for reconfigurable computing","display_name":"ReConfigME: a detailed implementation of an operating system for reconfigurable computing","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W4236526520","doi":"https://doi.org/10.1109/ipdps.2006.1639475"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007429984","display_name":"G. Wigley","orcid":null},"institutions":[{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"G. Wigley","raw_affiliation_strings":["Reconfigurable Computing Laboratory (RCL), Advanced Computing Research Centre, University of South Australia, Mawson Lakes, SA, Australia"],"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Laboratory (RCL), Advanced Computing Research Centre, University of South Australia, Mawson Lakes, SA, Australia","institution_ids":["https://openalex.org/I170239107"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016342931","display_name":"D. Kearney","orcid":null},"institutions":[{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"D. Kearney","raw_affiliation_strings":["Reconfigurable Computing Laboratory (RCL), Advanced Computing Research Centre, University of South Australia, Mawson Lakes, SA, Australia"],"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Laboratory (RCL), Advanced Computing Research Centre, University of South Australia, Mawson Lakes, SA, Australia","institution_ids":["https://openalex.org/I170239107"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068208992","display_name":"M. Jasiunas","orcid":null},"institutions":[{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"M. Jasiunas","raw_affiliation_strings":["Reconfigurable Computing Laboratory (RCL), Advanced Computing Research Centre, University of South Australia, Mawson Lakes, SA, Australia"],"affiliations":[{"raw_affiliation_string":"Reconfigurable Computing Laboratory (RCL), Advanced Computing Research Centre, University of South Australia, Mawson Lakes, SA, Australia","institution_ids":["https://openalex.org/I170239107"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007429984"],"corresponding_institution_ids":["https://openalex.org/I170239107"],"apc_list":null,"apc_paid":null,"fwci":0.80550061,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74537347,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8484140038490295},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8409557342529297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7266448736190796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5869333148002625},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5841787457466125},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5833679437637329},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4993865489959717},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.47090744972229004},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4283447861671448},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4165782928466797},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39652907848358154},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3419804871082306},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3235132694244385},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09085890650749207}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8484140038490295},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8409557342529297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7266448736190796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5869333148002625},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5841787457466125},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5833679437637329},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4993865489959717},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.47090744972229004},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4283447861671448},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4165782928466797},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39652907848358154},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3419804871082306},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3235132694244385},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09085890650749207},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W102718729","https://openalex.org/W1480230076","https://openalex.org/W1567080347","https://openalex.org/W2110292316","https://openalex.org/W2114542877","https://openalex.org/W6604252449","https://openalex.org/W6628665715","https://openalex.org/W6676353802","https://openalex.org/W6677180719"],"related_works":["https://openalex.org/W2147419146","https://openalex.org/W2014165129","https://openalex.org/W1589728323","https://openalex.org/W2135636985","https://openalex.org/W1502060307","https://openalex.org/W2466591189","https://openalex.org/W3147061323","https://openalex.org/W2376859467","https://openalex.org/W2197466303","https://openalex.org/W2154814801"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"applications":[2,58,68,106],"have":[3,24,97],"traditionally":[4],"had":[5],"the":[6,10,17,21,32,36,47,76,81,85,91,111,133,152],"exclusive":[7,82],"use":[8,48,83],"of":[9,20,49,84,104,113,135,146],"field":[11],"programmable":[12],"gate":[13],"array,":[14],"primarily":[15],"because":[16,132],"logic":[18],"densities":[19],"available":[22],"devices":[23],"been":[25,98],"relatively":[26],"similar":[27],"in":[28,121],"size":[29],"compared":[30],"to":[31,59,154],"application.":[33],"But":[34],"with":[35],"modern":[37],"FPGA":[38,86,157],"expanding":[39],"beyond":[40],"10":[41],"million":[42],"system":[43,149],"gates,":[44],"and":[45,116],"through":[46],"dynamic":[50],"reconfiguration,":[51],"it":[52],"has":[53,151],"become":[54],"feasible":[55],"for":[56,100],"several":[57],"share":[60,70,155],"a":[61,71,89],"single":[62],"high":[63],"density":[64],"device.":[65],"However,":[66],"developing":[67],"that":[69,95,150],"device":[72],"is":[73,118],"difficult":[74],"as":[75],"current":[77],"design":[78,108,130],"flow":[79],"assumes":[80],"resources.":[87],"As":[88],"consequence,":[90],"designer":[92],"must":[93],"ensure":[94],"resources":[96,136,158],"allocated":[99],"all":[101,123],"possible":[102],"combinations":[103],"loaded":[105],"at":[107,129],"time.":[109],"If":[110],"sequence":[112],"application":[114],"loading":[115],"unloading":[117],"not":[119],"known":[120],"advance,":[122],"resource":[124],"allocation":[125],"cannot":[126],"be":[127],"performed":[128],"time":[131],"availability":[134],"changes":[137],"dynamically.":[138],"In":[139],"this":[140],"paper,":[141],"we":[142],"present":[143],"an":[144,147],"implementation":[145],"operating":[148],"ability":[153],"its":[156],"dynamically":[159],"among":[160],"multiple":[161],"executing":[162],"applications.":[163]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}