{"id":"https://openalex.org/W4240311720","doi":"https://doi.org/10.1109/ipdps.2006.1639467","title":"Architecture of a multi-context FPGA using a hybrid multiple-valued/binary context switching signal","display_name":"Architecture of a multi-context FPGA using a hybrid multiple-valued/binary context switching signal","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W4240311720","doi":"https://doi.org/10.1109/ipdps.2006.1639467"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016049244","display_name":"Y. Nakatani","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Nakatani","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070647966","display_name":"Masanori Hariyama","orcid":"https://orcid.org/0000-0002-1464-8807"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Hariyama","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018645875","display_name":"M. Kameyama","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kameyama","raw_affiliation_strings":["Graduate School of Information Sciences, University of Tohoku, Sendai, Miyagi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Information Sciences, University of Tohoku, Sendai, Miyagi, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.34404405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"e82 c","issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.726417064666748},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6637002229690552},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6627197265625},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6498622894287109},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.6340364813804626},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6070261597633362},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5176210999488831},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.49375614523887634},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.48230981826782227},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.44998690485954285},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.42359912395477295},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4101710617542267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3960905373096466},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37061217427253723},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.2013384997844696},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1534646451473236},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1447015404701233},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08610600233078003},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07762402296066284}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.726417064666748},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6637002229690552},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6627197265625},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6498622894287109},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.6340364813804626},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6070261597633362},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5176210999488831},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.49375614523887634},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.48230981826782227},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.44998690485954285},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.42359912395477295},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4101710617542267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3960905373096466},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37061217427253723},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.2013384997844696},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1534646451473236},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1447015404701233},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08610600233078003},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07762402296066284},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639467","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639467","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1480338489","https://openalex.org/W1593942189","https://openalex.org/W2155814884","https://openalex.org/W6628960896"],"related_works":["https://openalex.org/W4323268213","https://openalex.org/W4242128654","https://openalex.org/W2152549830","https://openalex.org/W1993744883","https://openalex.org/W3197720232","https://openalex.org/W2388387398","https://openalex.org/W3203996584","https://openalex.org/W2010081998","https://openalex.org/W2082549546","https://openalex.org/W3022773140"],"abstract_inverted_index":{"Multi-context":[0],"FPGAs":[1],"have":[2],"multiple":[3],"memory":[4,20],"bits":[5],"per":[6],"configuration":[7,10],"bit":[8],"forming":[9],"planes":[11],"for":[12],"fast":[13],"switching":[14,47,62],"between":[15],"contexts.":[16],"Large":[17],"amount":[18],"of":[19,57,67,79,91],"causes":[21],"significant":[22],"overhead":[23],"in":[24,87],"area":[25,49],"and":[26,46],"power":[27],"consumption.":[28],"This":[29],"paper":[30],"presents":[31],"two":[32],"key":[33],"technologies.":[34],"The":[35,52,76],"first":[36],"is":[37,54,83],"a":[38,58,68,92],"floating-gate-MOS":[39],"functional":[40],"pass":[41],"gate":[42],"that":[43,64,90],"merges":[44],"storage":[45],"functions":[48],"-":[50],"efficiently.":[51],"second":[53],"the":[55,80],"use":[56],"hybrid":[59],"multiple-valued/binary":[60],"context":[61],"signal":[63],"eliminates":[65],"redundancy":[66],"conventional":[69],"multi-context":[70],"(MC)":[71],"switch":[72],"with":[73,89],"high":[74],"scalability.":[75],"transistor":[77],"count":[78],"proposed":[81],"MC-switch":[82],"reduced":[84],"to":[85],"7%":[86],"comparison":[88],"SRAM-based":[93],"one.":[94]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}