{"id":"https://openalex.org/W3152063632","doi":"https://doi.org/10.1109/ipdps.2006.1639464","title":"On-chip and on-line self-reconfigurable adaptable platform: the non-uniform cellular automata case","display_name":"On-chip and on-line self-reconfigurable adaptable platform: the non-uniform cellular automata case","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3152063632","doi":"https://doi.org/10.1109/ipdps.2006.1639464","mag":"3152063632"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639464","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052790470","display_name":"Andr\u00e9s Upegui","orcid":"https://orcid.org/0000-0003-3841-2863"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"A. Upegui","raw_affiliation_strings":["Logic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Logic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023508114","display_name":"Eduardo Garc\u00eda S\u00e1nchez","orcid":"https://orcid.org/0000-0002-5219-4623"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Logic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Logic Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052790470"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.9811,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7847719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3637","issue":null,"first_page":"4 pp.","last_page":"4 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12029","display_name":"DNA and Biological Computing","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/1312","display_name":"Molecular Biology"},"field":{"id":"https://openalex.org/fields/13","display_name":"Biochemistry, Genetics and Molecular Biology"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854779958724976},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7231040596961975},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7089896202087402},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5718317627906799},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.5491594672203064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5298343300819397},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4973936378955841},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4730716645717621},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.431227445602417},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.385986328125},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3319118618965149},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.11049550771713257},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08213451504707336}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854779958724976},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7231040596961975},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7089896202087402},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5718317627906799},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.5491594672203064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5298343300819397},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4973936378955841},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4730716645717621},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.431227445602417},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.385986328125},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3319118618965149},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.11049550771713257},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08213451504707336},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639464","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1482332706","https://openalex.org/W1489568789","https://openalex.org/W1503372621","https://openalex.org/W1515958087","https://openalex.org/W1576818901","https://openalex.org/W1906636822","https://openalex.org/W1987542250","https://openalex.org/W2004539915","https://openalex.org/W2022133825"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W1982685694","https://openalex.org/W49599899","https://openalex.org/W2121309702","https://openalex.org/W3217774925","https://openalex.org/W2040087757"],"abstract_inverted_index":{"In":[0,42],"spite":[1],"of":[2,32,39,57],"the":[3,30,54,73,77,84,111],"high":[4],"parallelism":[5],"exhibited":[6],"by":[7,52],"cellular":[8],"automata":[9],"architectures,":[10],"most":[11],"implementations":[12,23],"are":[13],"usually":[14],"run":[15],"in":[16,37],"software.":[17],"For":[18],"increasing":[19],"execution":[20],"parallelism,":[21],"hardware":[22],"on":[24],"FPGAs":[25],"have":[26],"been":[27],"proposed,":[28],"under":[29],"cost":[31],"being":[33],"un-flexible,":[34],"and":[35,75,109],"inefficient":[36],"terms":[38],"resource":[40],"utilization.":[41],"this":[43],"paper,":[44],"we":[45,100],"present":[46,101],"a":[47,69,81,91,105],"platform":[48],"for":[49,93,104,110],"evolving":[50],"CA":[51,86,102],"exploiting":[53],"partial":[55,70],"re-configurability":[56],"current":[58],"commercial":[59],"FPGAs.":[60],"Our":[61],"implementation":[62],"includes":[63],"an":[64],"on-chip":[65],"soft-processor":[66],"that":[67],"generates":[68],"bitstream,":[71],"reconfigures":[72],"FPGA,":[74],"computes":[76],"fitness.":[78],"After":[79],"finding":[80],"good":[82],"individual,":[83],"evolved":[85],"can":[87],"be":[88],"used":[89],"as":[90],"peripheral":[92],"performing":[94],"useful":[95],"computation.":[96],"As":[97],"case":[98],"study":[99],"co-evolution":[103],"random":[106],"number":[107],"generator":[108],"firefly":[112],"synchronization":[113],"problem":[114]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}