{"id":"https://openalex.org/W3140858214","doi":"https://doi.org/10.1109/ipdps.2006.1639446","title":"Dedicated module access in dynamically reconfigurable systems","display_name":"Dedicated module access in dynamically reconfigurable systems","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3140858214","doi":"https://doi.org/10.1109/ipdps.2006.1639446","mag":"3140858214"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019600837","display_name":"Jens Hagemeyer","orcid":"https://orcid.org/0009-0005-9943-8081"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"J. Hagemeyer","raw_affiliation_strings":["System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019897299","display_name":"Boris Kettelhoit","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Kettelhoit","raw_affiliation_strings":["System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Porrmann","raw_affiliation_strings":["System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, Heinz Nixdorf Institute, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019600837"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.8362,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.75521661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.933178186416626},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7868609428405762},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7764686942100525},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7119168043136597},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.57923424243927},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5317821502685547},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44479721784591675},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34543663263320923}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.933178186416626},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7868609428405762},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7764686942100525},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7119168043136597},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.57923424243927},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5317821502685547},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44479721784591675},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34543663263320923}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639446","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639446","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1535397071","https://openalex.org/W2106767353"],"related_works":["https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2361654132","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540","https://openalex.org/W2204754129","https://openalex.org/W1569711686"],"abstract_inverted_index":{"Modern":[0],"FPGAs,":[1],"such":[2],"as":[3,42,44],"the":[4,9,49,65,82,86],"Xilinx":[5],"Virtex-II":[6],"series,":[7],"offer":[8],"feature":[10],"of":[11,59],"partial":[12],"and":[13,33,63,84],"dynamic":[14],"reconfiguration,":[15],"allowing":[16],"to":[17,39,47,81,85],"load":[18],"various":[19],"hardware":[20],"configurations":[21],"(i.e.,":[22],"HW":[23],"modules)":[24],"during":[25,90],"run-time.":[26],"To":[27],"enable":[28],"communication":[29,51,87],"with":[30],"these":[31],"modules":[32,83],"for":[34],"controlling":[35],"purposes,":[36],"dedicated":[37,45,61],"access":[38,80],"each":[40],"module":[41],"well":[43],"signals":[46,62],"control":[48],"global":[50],"are":[52,74],"required.":[53],"This":[54],"paper":[55],"discusses":[56],"several":[57],"ways":[58],"implementing":[60],"addresses":[64],"impact":[66],"on":[67],"dynamically":[68],"reconfigurable":[69],"systems.":[70],"Two":[71],"new":[72],"approaches":[73],"introduced,":[75],"which":[76],"allow":[77],"a":[78],"permanent":[79],"infrastructure":[88],"even":[89],"reconfiguration":[91]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2012,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}