{"id":"https://openalex.org/W4243548807","doi":"https://doi.org/10.1109/ipdps.2006.1639434","title":"Performance of FPGA implementation of bit-split architecture for intrusion detection systems","display_name":"Performance of FPGA implementation of bit-split architecture for intrusion detection systems","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W4243548807","doi":"https://doi.org/10.1109/ipdps.2006.1639434"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010074213","display_name":"Hong-Jip Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hong-Jip Jung","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047449802","display_name":"Zachary K. Baker","orcid":"https://orcid.org/0000-0003-3129-8287"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Z.K. Baker","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V.K. Prasanna","raw_affiliation_strings":["University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010074213"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":3.3449,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.92564347,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8755183815956116},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8032577633857727},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5535745620727539},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5283282995223999},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5204111337661743},{"id":"https://openalex.org/keywords/intrusion-detection-system","display_name":"Intrusion detection system","score":0.5050466656684875},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47720417380332947},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4641467332839966},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.43968698382377625},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4138229489326477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33823275566101074},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11247578263282776},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08953028917312622},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08432388305664062}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8755183815956116},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8032577633857727},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5535745620727539},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5283282995223999},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5204111337661743},{"id":"https://openalex.org/C35525427","wikidata":"https://www.wikidata.org/wiki/Q745881","display_name":"Intrusion detection system","level":2,"score":0.5050466656684875},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47720417380332947},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4641467332839966},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.43968698382377625},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4138229489326477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33823275566101074},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11247578263282776},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08953028917312622},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08432388305664062},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639434","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639434","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W101981390","https://openalex.org/W1531610435","https://openalex.org/W1707172707","https://openalex.org/W2031006315","https://openalex.org/W2099964107","https://openalex.org/W2115775347","https://openalex.org/W2118599039","https://openalex.org/W2134006599","https://openalex.org/W2134826720","https://openalex.org/W2135932040","https://openalex.org/W2149375166","https://openalex.org/W2162080541","https://openalex.org/W2172264011","https://openalex.org/W4247093768","https://openalex.org/W6631793881","https://openalex.org/W6637452973","https://openalex.org/W6684927397"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2077105843","https://openalex.org/W2770465587","https://openalex.org/W2086716781","https://openalex.org/W2022510519"],"abstract_inverted_index":{"The":[0,26,65,127],"use":[1],"of":[2,28,43,60,92,133],"reconfigurable":[3],"hardware":[4,70,120],"for":[5,105,121],"network":[6],"security":[7],"applications":[8],"has":[9],"recently":[10],"made":[11],"great":[12],"strides":[13],"as":[14],"field-programmable":[15],"gate":[16],"array":[17],"(FPGA)":[18],"devices":[19],"have":[20,109],"provided":[21],"larger":[22],"and":[23,39,116],"faster":[24],"resources.":[25],"performance":[27,129],"an":[29,124],"intrusion":[30],"detection":[31],"system":[32,114],"is":[33,135],"dependent":[34],"on":[35,48],"two":[36],"metrics:":[37],"throughput":[38],"the":[40,56,61,86,90,93,99,111],"total":[41],"number":[42,132],"patterns":[44],"that":[45,98],"can":[46,101],"fit":[47],"a":[49,77],"device.":[50],"In":[51],"this":[52],"paper,":[53],"we":[54],"consider":[55],"FPGA":[57,106],"implementation":[58],"details":[59],"bit-split":[62,66],"string-matching":[63],"architecture.":[64],"algorithm":[67],"allows":[68],"large":[69],"state":[71],"machines":[72],"to":[73,88],"be":[74,102],"converted":[75],"into":[76],"form":[78],"with":[79,123,137],"much":[80],"higher":[81],"memory":[82,113],"efficiency.":[83],"We":[84,96,108],"extend":[85],"architecture":[87,100],"satisfy":[89],"requirements":[91],"IDS":[94],"state-of-the-art.":[95],"show":[97],"effectively":[103],"optimized":[104,110],"implementation.":[107],"pattern":[112],"parameters":[115],"developed":[117],"new":[118],"interface":[119],"communicating":[122],"external":[125],"controller.":[126],"overall":[128],"(bandwidth":[130],"*":[131],"patterns)":[134],"competitive":[136],"other":[138],"memory-based":[139],"string":[140],"matching":[141],"architectures":[142],"implemented":[143],"in":[144],"FPGA.":[145]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}