{"id":"https://openalex.org/W3149301543","doi":"https://doi.org/10.1109/ipdps.2006.1639425","title":"Real-time systems for multiprocessor architectures","display_name":"Real-time systems for multiprocessor architectures","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W3149301543","doi":"https://doi.org/10.1109/ipdps.2006.1639425","mag":"3149301543"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033819962","display_name":"\u00c9ric Piel","orcid":null},"institutions":[{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"E. Piel","raw_affiliation_strings":["Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France","institution_ids":["https://openalex.org/I174424907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110192448","display_name":"Philippe Marquet","orcid":null},"institutions":[{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Marquet","raw_affiliation_strings":["Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France","institution_ids":["https://openalex.org/I174424907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047843244","display_name":"Julien Soula","orcid":null},"institutions":[{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Soula","raw_affiliation_strings":["Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France","institution_ids":["https://openalex.org/I174424907"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111512518","display_name":"J.-L. Dekeyser","orcid":null},"institutions":[{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.-L. Dekeyser","raw_affiliation_strings":["Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France"],"affiliations":[{"raw_affiliation_string":"Laboratoire dinformatique fondamentale de Lille, Universit\u00e9 des sciences et technologies de Lille, France","institution_ids":["https://openalex.org/I174424907"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033819962"],"corresponding_institution_ids":["https://openalex.org/I174424907"],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70119691,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"8 pp.","last_page":"8 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8342549800872803},{"id":"https://openalex.org/keywords/preemption","display_name":"Preemption","score":0.7687879800796509},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7161362171173096},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5389540791511536},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5175394415855408},{"id":"https://openalex.org/keywords/real-time-operating-system","display_name":"Real-time operating system","score":0.5094583630561829},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5068135857582092},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49764254689216614},{"id":"https://openalex.org/keywords/reservation","display_name":"Reservation","score":0.4968445599079132},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4516807794570923},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.43084225058555603},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4276989996433258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31250137090682983},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11227661371231079}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8342549800872803},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.7687879800796509},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7161362171173096},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5389540791511536},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5175394415855408},{"id":"https://openalex.org/C28472234","wikidata":"https://www.wikidata.org/wiki/Q213666","display_name":"Real-time operating system","level":2,"score":0.5094583630561829},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5068135857582092},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49764254689216614},{"id":"https://openalex.org/C2777632111","wikidata":"https://www.wikidata.org/wiki/Q1937518","display_name":"Reservation","level":2,"score":0.4968445599079132},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4516807794570923},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.43084225058555603},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4276989996433258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31250137090682983},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11227661371231079},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639425","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W113422038","https://openalex.org/W1538080748","https://openalex.org/W2077183348","https://openalex.org/W2141596547","https://openalex.org/W2247185201","https://openalex.org/W6604540404","https://openalex.org/W6690763106"],"related_works":["https://openalex.org/W3191866865","https://openalex.org/W840708677","https://openalex.org/W2361541374","https://openalex.org/W1439300391","https://openalex.org/W1970491116","https://openalex.org/W2888133284","https://openalex.org/W601696587","https://openalex.org/W2881508932","https://openalex.org/W1502721666","https://openalex.org/W2005296098"],"abstract_inverted_index":{"The":[0,47,58],"ARTiS":[1,26,62,93],"system":[2,40],"is":[3,49,63,109],"a":[4,36,44,52,66,81,116],"real-time":[5,45,72,86,105],"extension":[6],"of":[7,35,54,61,69,77,100,118],"the":[8,28,33,39,55,97,101,104],"GNU/Linux":[9],"scheduler":[10],"dedicated":[11],"to":[12,19,31,42,64,71,94],"SMP":[13,29,102],"(symmetric":[14],"multiprocessors)":[15],"systems.":[16],"It":[17],"allows":[18],"mix":[20],"high":[21],"performance":[22],"computing":[23],"and":[24,112],"real-time.":[25],"exploits":[27],"architecture":[30],"guarantee":[32],"preemption":[34],"processor":[37],"when":[38],"has":[41],"schedule":[43],"task.":[46],"implementation":[48],"available":[50],"as":[51],"modification":[53],"Linux":[56],"kernel.":[57],"basic":[59],"idea":[60],"assign":[65],"selected":[67],"set":[68],"processors":[70],"operations.":[73],"A":[74],"migration":[75],"mechanism":[76],"nonpreemptible":[78],"tasks":[79],"insures":[80],"latency":[82],"level":[83],"on":[84],"these":[85],"processors.":[87],"Furthermore,":[88],"specific":[89],"load-balancing":[90],"strategies":[91],"permit":[92],"benefit":[95],"from":[96],"full":[98],"power":[99],"systems:":[103],"reservation,":[106],"while":[107],"guaranteed,":[108],"not":[110,114],"exclusive":[111],"does":[113],"imply":[115],"waste":[117],"resources":[119]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}