{"id":"https://openalex.org/W4241831023","doi":"https://doi.org/10.1109/ipdps.2006.1639272","title":"On the effectiveness of speculative and selective memory fences","display_name":"On the effectiveness of speculative and selective memory fences","publication_year":2006,"publication_date":"2006-01-01","ids":{"openalex":"https://openalex.org/W4241831023","doi":"https://doi.org/10.1109/ipdps.2006.1639272"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2006.1639272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068062882","display_name":"Oliver Trachsel","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"O. Trachsel","raw_affiliation_strings":["Department of Computer Science, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037766745","display_name":"Christoph von Praun","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"C. von Praun","raw_affiliation_strings":["Department of Computer Science, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108605105","display_name":"T. Gross","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"T.R. Gross","raw_affiliation_strings":["Department of Computer Science, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068062882"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.41347642,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"9 pp.","last_page":"9 pp."},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8442519307136536},{"id":"https://openalex.org/keywords/fence","display_name":"Fence (mathematics)","score":0.606492280960083},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5508489608764648},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5438622832298279},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5061430335044861},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5021638870239258},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49791407585144043},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4948887228965759},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.45444685220718384},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4542354941368103},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4437849819660187},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4363541603088379},{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.4165859520435333},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.41576170921325684},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41270652413368225},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2503029704093933},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06776419281959534}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8442519307136536},{"id":"https://openalex.org/C2779652578","wikidata":"https://www.wikidata.org/wiki/Q5442977","display_name":"Fence (mathematics)","level":2,"score":0.606492280960083},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5508489608764648},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5438622832298279},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5061430335044861},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5021638870239258},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49791407585144043},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4948887228965759},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.45444685220718384},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4542354941368103},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4437849819660187},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4363541603088379},{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.4165859520435333},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.41576170921325684},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41270652413368225},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2503029704093933},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06776419281959534},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2006.1639272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2006.1639272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 20th IEEE International Parallel & Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1644882639","https://openalex.org/W1885534640","https://openalex.org/W1999637392","https://openalex.org/W2014530617","https://openalex.org/W2058317042","https://openalex.org/W2077789307","https://openalex.org/W2077850509","https://openalex.org/W2096956970","https://openalex.org/W2136798749","https://openalex.org/W2148177330","https://openalex.org/W2168822998","https://openalex.org/W2169832991","https://openalex.org/W3149658335","https://openalex.org/W4239949242","https://openalex.org/W4255353403","https://openalex.org/W6602613798","https://openalex.org/W6634811389","https://openalex.org/W6639236566","https://openalex.org/W6673310382","https://openalex.org/W6685326405","https://openalex.org/W6964329118"],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W2296275612","https://openalex.org/W2558276258","https://openalex.org/W4248614727","https://openalex.org/W2043352873","https://openalex.org/W3048967625","https://openalex.org/W2121519027","https://openalex.org/W4313907802","https://openalex.org/W2045451527","https://openalex.org/W2567721291"],"abstract_inverted_index":{"Memory":[0],"fences":[1,11,30,90,137],"inhibit":[2],"the":[3,55,72,113,123,140],"reordering":[4],"of":[5,28,57,115],"memory":[6,20,29,46,58,93,99,136,141],"accesses":[7,94,105],"in":[8,22,33],"modern":[9],"microprocessors;":[10],"are":[12],"useful":[13],"to":[14,53,68,85,95,106,138],"implement":[15],"synchronization":[16],"and":[17,97,100,111],"strong":[18],"shared":[19,98,107],"semantics":[21,142],"multi-threaded":[23],"programs.":[24],"A":[25],"naive":[26],"implementation":[27],"can":[31],"result":[32],"a":[34,66,83,119,131],"significant":[35],"performance":[36],"penalty":[37],"for":[38,130],"processors":[39],"with":[40,118],"deep":[41],"pipelines":[42],"supporting":[43],"multiple":[44],"concurrent":[45],"accesses.":[47],"The":[48],"paper":[49],"compares":[50],"three":[51],"techniques":[52,117],"reduce":[54],"impact":[56],"fences:":[59],"(1)":[60],"Read-speculation":[61],"allows":[62,80],"reads":[63],"that":[64,134],"follow":[65],"fence":[67,73,84],"be":[69],"issued":[70],"while":[71],"is":[74],"being":[75],"processed;":[76],"(2)":[77],"Write-ahead":[78],"additionally":[79],"writes":[81],"following":[82],"proceed":[86],"early;":[87],"(3)":[88],"Selective":[89],"distinguish":[91],"between":[92],"thread-local":[96],"enforce":[101,139],"ordering":[102],"only":[103],"among":[104],"memory.":[108],"We":[109,127],"evaluate":[110],"compare":[112],"effectiveness":[114],"these":[116],"simulator":[120],"derived":[121],"from":[122],"Pentium":[124],"4":[125],"architecture.":[126],"report":[128],"data":[129],"storage":[132],"model":[133],"uses":[135],"at":[143],"monitor":[144],"boundaries.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}