{"id":"https://openalex.org/W2096730210","doi":"https://doi.org/10.1109/ipdps.2004.1303330","title":"Parallel matrix algorithms on a broadcast-based architecture","display_name":"Parallel matrix algorithms on a broadcast-based architecture","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2096730210","doi":"https://doi.org/10.1109/ipdps.2004.1303330","mag":"2096730210"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046375616","display_name":"Constantine Katsinis","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Katsinis","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108197771","display_name":"D. Hecht","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Hecht","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109087363","display_name":"Ming Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ming Zhu","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr., & Comput. Eng., Drexel Univ., Philadelphia, PA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr., & Comput. Eng., Drexel Univ., Philadelphia, PA, USA#TAB#","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080715876","display_name":"H. Narravula","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Narravula","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.2495,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.66064103,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"268"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9176256656646729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8470511436462402},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7766603231430054},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6935244202613831},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6190418004989624},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6065362095832825},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5868967771530151},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5745717287063599},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5587732791900635},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.536162793636322},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.45591720938682556},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4487284719944},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.44593384861946106},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4406881034374237},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.4349461793899536},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32086995244026184},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22937366366386414},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21124988794326782}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9176256656646729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8470511436462402},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7766603231430054},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6935244202613831},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6190418004989624},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6065362095832825},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5868967771530151},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5745717287063599},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5587732791900635},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.536162793636322},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.45591720938682556},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4487284719944},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.44593384861946106},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4406881034374237},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.4349461793899536},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32086995244026184},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22937366366386414},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21124988794326782},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2004.1303330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.93.5163","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.93.5163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.drexel.edu/faculty/katsinis/ckpage/somebus/ipdps04c.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1559023493","https://openalex.org/W1591591035","https://openalex.org/W1835925907","https://openalex.org/W1970212162","https://openalex.org/W1988508988","https://openalex.org/W1990325383","https://openalex.org/W2049933383","https://openalex.org/W2056583162","https://openalex.org/W2068741951","https://openalex.org/W2113113620","https://openalex.org/W2118723636","https://openalex.org/W2120586135","https://openalex.org/W2122713028","https://openalex.org/W2128462109","https://openalex.org/W2128785520","https://openalex.org/W2133535679","https://openalex.org/W2134655475","https://openalex.org/W2138180780","https://openalex.org/W2162826731","https://openalex.org/W2263250534","https://openalex.org/W2997952415","https://openalex.org/W3141374855","https://openalex.org/W4233126450","https://openalex.org/W4250520579","https://openalex.org/W6633303746"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2118932116","https://openalex.org/W2535115842","https://openalex.org/W2363769136","https://openalex.org/W4235330364","https://openalex.org/W2539712666","https://openalex.org/W2099372890","https://openalex.org/W2396934146","https://openalex.org/W2006655698","https://openalex.org/W2163134761"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Due":[4],"to":[5,72,82,123,146],"advances":[6],"in":[7,116,138],"fiber-optics":[8],"and":[9,46,49,58,60,90,106],"VLSI":[10],"technology,":[11],"interconnection":[12],"networks":[13],"which":[14,52],"allow":[15,61],"multiple":[16],"simultaneous":[17],"broadcasts":[18],"are":[19],"becoming":[20],"feasible.":[21],"This":[22],"paper":[23,76],"summarizes":[24],"one":[25],"such":[26],"multiprocessor":[27],"architecture":[28,85],"called":[29],"the":[30,40,43,47,68,84,93,119,127,142],"Simultaneous":[31],"Optical":[32],"Multiprocessor":[33],"Exchange":[34],"Bus":[35],"(SOME-Bus).":[36],"It":[37],"also":[38],"presents":[39],"design":[41],"of":[42,64,95,135],"network":[44],"interface":[45],"cache":[48,54,128,136],"directory":[50],"controllers":[51],"support":[53],"block":[55,104,112],"combining,":[56],"capture":[57,105],"prefetch":[59,107],"complete":[62],"overlap":[63],"processing":[65],"time":[66,70],"with":[67,109],"communication":[69],"due":[71,122,145],"compulsory":[73,124,147],"misses.":[74],"The":[75],"uses":[77],"two":[78],"fundamental":[79],"matrix":[80],"algorithms":[81],"characterize":[83],"performance.":[86],"Cache":[87],"miss":[88,120,143],"analysis":[89],"results":[91],"from":[92],"execution":[94],"these":[96],"programs":[97],"on":[98],"a":[99,132],"SOME-Bus":[100],"simulator":[101],"show":[102],"that":[103],"combined":[108],"an":[110],"effective":[111],"replacement":[113],"policy":[114],"succeed":[115],"significantly":[117],"reducing":[118],"rate":[121,144],"misses":[125,148],"as":[126],"size":[129,137],"increases,":[130],"while":[131],"similar":[133],"increase":[134],"traditional":[139],"architectures":[140],"leaves":[141],"unaffected.":[149]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}