{"id":"https://openalex.org/W2142475442","doi":"https://doi.org/10.1109/ipdps.2004.1303325","title":"An 88-way multiprocessor within an FPGA with customizable instructions","display_name":"An 88-way multiprocessor within an FPGA with customizable instructions","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2142475442","doi":"https://doi.org/10.1109/ipdps.2004.1303325","mag":"2142475442"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113801969","display_name":"R. Hoare","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Hoare","raw_affiliation_strings":["Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Dept. of Electr. Eng., Pittsburgh Univ., PA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Pittsburgh Univ., PA, USA#TAB#","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110224137","display_name":"Shenchih Tung","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shenchih Tung","raw_affiliation_strings":["Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045401410","display_name":"Katrina Jean-Marie Werger","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Werger","raw_affiliation_strings":["Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA","Dept. of Electr. Eng., Pittsburgh Univ., PA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Pittsburgh Univ., PA, USA#TAB#","institution_ids":["https://openalex.org/I170201317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170201317"],"apc_list":null,"apc_paid":null,"fwci":0.824,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.6861785,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"258","last_page":"265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8015742897987366},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7115870714187622},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6698258519172668},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.6497928500175476},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.5147235989570618},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5039185881614685},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4970870316028595},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.45642372965812683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45567166805267334},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4408702850341797},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3451535701751709},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16782045364379883}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8015742897987366},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7115870714187622},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6698258519172668},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.6497928500175476},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.5147235989570618},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5039185881614685},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4970870316028595},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.45642372965812683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45567166805267334},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4408702850341797},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3451535701751709},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16782045364379883}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2094969361","https://openalex.org/W2114302014","https://openalex.org/W2162225575","https://openalex.org/W2256491387","https://openalex.org/W4239533761","https://openalex.org/W4244041689"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W2949084706","https://openalex.org/W2534771569","https://openalex.org/W2037547261","https://openalex.org/W631639522","https://openalex.org/W2754841804","https://openalex.org/W2031155269","https://openalex.org/W2306407715","https://openalex.org/W3128475717","https://openalex.org/W4386159357"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2,136],"given.":[3],"The":[4,117],"architecture":[5],"of":[6,32,66,96,124,138,146],"modern":[7],"FPGAs":[8],"contain":[9],"over":[10,16,23],"one":[11,24],"thousand":[12,26],"small":[13],"memory":[14,20],"banks,":[15,21],"five":[17],"hundred":[18,25],"4k-bit":[19],"and":[22,73,84],"logic":[27,148],"elements.":[28],"This":[29,58],"inherent":[30],"parallelism":[31],"an":[33,37],"FPGA":[34,56],"makes":[35],"it":[36],"ideal":[38],"platform":[39],"for":[40,151],"a":[41,61,87],"multiprocessor":[42],"architecture.":[43,57],"In":[44,91],"addition":[45,92],"to":[46,93,108],"embedded":[47,53],"memory,":[48],"numerous":[49],"ASIC":[50,82,98],"multipliers":[51,83],"are":[52,78],"into":[54],"the":[55,81,94,97,111,125,130,139,147],"paper":[59],"introduces":[60],"single-instruction-multiple-data":[62],"(SIMD)":[63],"system":[64],"comprised":[65],"2,":[67],"4,":[68],"8,":[69],"16,":[70],"32,":[71],"64":[72],"88":[74,118],"processing":[75],"elements":[76],"that":[77],"built":[79],"around":[80],"controlled":[85],"by":[86],"central":[88],"instruction":[89,112],"stream.":[90],"function":[95],"multiplier,":[99],"we":[100],"have":[101],"augmented":[102],"each":[103],"PE":[104],"with":[105],"\"custom":[106],"instructions\"":[107],"show":[109],"how":[110],"set":[113],"can":[114],"be":[115],"extended.":[116],"processors":[119],"SIMD":[120],"design":[121],"utilizes":[122],"100%":[123],"DSP":[126],"blocks":[127],"available":[128,150],"in":[129],"Altera":[131],"Stratix":[132],"EPS80F1508C6":[133],"device,":[134],"but":[135],"17%":[137],"look-up":[140],"table":[141],"logic,":[142],"which":[143],"leaves":[144],"83%":[145],"cells":[149],"custom":[152],"instructions.":[153]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}