{"id":"https://openalex.org/W2139699241","doi":"https://doi.org/10.1109/ipdps.2004.1303321","title":"A model of distributed-shared-memory on the SOME-bus architecture","display_name":"A model of distributed-shared-memory on the SOME-bus architecture","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2139699241","doi":"https://doi.org/10.1109/ipdps.2004.1303321","mag":"2139699241"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046375616","display_name":"Constantine Katsinis","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"C. Katsinis","raw_affiliation_strings":["Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Drexel University, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Drexel Univ., Philadelphia, PA, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5046375616"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26043771,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"255","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8104428648948669},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.6734503507614136},{"id":"https://openalex.org/keywords/local-bus","display_name":"Local bus","score":0.6164863109588623},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5943006277084351},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.557805061340332},{"id":"https://openalex.org/keywords/bus-network","display_name":"Bus network","score":0.5502955913543701},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5416027307510376},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5393685102462769},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5174187421798706},{"id":"https://openalex.org/keywords/message-queue","display_name":"Message queue","score":0.506468653678894},{"id":"https://openalex.org/keywords/address-bus","display_name":"Address bus","score":0.5005552768707275},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.49765947461128235},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4748433232307434},{"id":"https://openalex.org/keywords/back-side-bus","display_name":"Back-side bus","score":0.4520284831523895},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4392370879650116},{"id":"https://openalex.org/keywords/queueing-theory","display_name":"Queueing theory","score":0.43825381994247437},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4253751337528229},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.41280269622802734},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.41039854288101196},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3997345268726349},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.36388108134269714},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.28016167879104614},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1528216004371643},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.12143409252166748}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8104428648948669},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.6734503507614136},{"id":"https://openalex.org/C202015219","wikidata":"https://www.wikidata.org/wiki/Q6664300","display_name":"Local bus","level":4,"score":0.6164863109588623},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5943006277084351},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.557805061340332},{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.5502955913543701},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5416027307510376},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5393685102462769},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5174187421798706},{"id":"https://openalex.org/C26324664","wikidata":"https://www.wikidata.org/wiki/Q1065525","display_name":"Message queue","level":2,"score":0.506468653678894},{"id":"https://openalex.org/C54714250","wikidata":"https://www.wikidata.org/wiki/Q178048","display_name":"Address bus","level":3,"score":0.5005552768707275},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.49765947461128235},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4748433232307434},{"id":"https://openalex.org/C121013533","wikidata":"https://www.wikidata.org/wiki/Q742323","display_name":"Back-side bus","level":5,"score":0.4520284831523895},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4392370879650116},{"id":"https://openalex.org/C22684755","wikidata":"https://www.wikidata.org/wiki/Q847526","display_name":"Queueing theory","level":2,"score":0.43825381994247437},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4253751337528229},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.41280269622802734},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.41039854288101196},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3997345268726349},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.36388108134269714},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.28016167879104614},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1528216004371643},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.12143409252166748},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1559023493","https://openalex.org/W1659839754","https://openalex.org/W1968151845","https://openalex.org/W1988508988","https://openalex.org/W1993959396","https://openalex.org/W2006043954","https://openalex.org/W2027333302","https://openalex.org/W2056583162","https://openalex.org/W2068741951","https://openalex.org/W2113113620","https://openalex.org/W2118723636","https://openalex.org/W2135731874","https://openalex.org/W2138180780","https://openalex.org/W2140731293","https://openalex.org/W2166416655","https://openalex.org/W2167194670","https://openalex.org/W2263250534","https://openalex.org/W6633303746"],"related_works":["https://openalex.org/W4245683708","https://openalex.org/W2362390174","https://openalex.org/W2156044951","https://openalex.org/W2168764989","https://openalex.org/W1980283343","https://openalex.org/W2387146226","https://openalex.org/W2404980846","https://openalex.org/W4255235451","https://openalex.org/W4239344926","https://openalex.org/W4244800129"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"This":[4],"paper":[5],"examines":[6],"the":[7,15,47,50,52,55,74,81,93,98,114,117,122,131,139,156],"performance":[8,48,115],"of":[9,49,77,95,102,116,141],"distributed-shared-memory":[10],"(DSM)":[11],"systems":[12],"based":[13],"on":[14],"Simultaneous":[16],"Optical":[17],"Multiprocessor":[18],"Exchange":[19],"Bus":[20],"(SOME-Bus)":[21],"using":[22,57],"queuing":[23],"network":[24,67,120],"models":[25],"and":[26,36,54,86,147],"develops":[27],"theoretical":[28],"results":[29,44],"which":[30,45,68],"predict":[31],"processor":[32,145],"utilization,":[33],"message":[34,148],"latency":[35,149],"other":[37,132,157],"useful":[38],"measures.":[39],"It":[40],"also":[41],"presents":[42],"simulation":[43],"compare":[46],"SOME-Bus,":[51],"crossbar":[53],"torus":[56],"queuing-network":[58],"models.":[59],"The":[60,100],"SOME-Bus":[61,118],"is":[62,109,121,150],"a":[63,70],"broadcast-based,":[64],"fiber-optic":[65],"interconnection":[66,119],"contains":[69],"dedicated":[71],"channel":[72],"for":[73,83],"data":[75],"output":[76],"each":[78],"node,":[79],"eliminating":[80],"need":[82],"global":[84],"arbitration":[85],"providing":[87],"bandwidth":[88],"that":[89,113],"scales":[90],"directly":[91],"with":[92],"number":[94],"nodes":[96],"in":[97,138,155],"system.":[99],"effect":[101],"collective":[103],"communications":[104],"due":[105],"to":[106,130],"cache":[107],"coherence":[108,143],"examined.":[110],"Results":[111],"reveal":[112],"least":[123],"affected":[124,153],"by":[125],"large":[126],"communication":[127],"times,":[128],"compared":[129],"two":[133],"architectures":[134],"considered":[135],"here.":[136],"Even":[137],"presence":[140],"intense":[142],"traffic,":[144],"utilization":[146],"much":[151],"less":[152],"than":[154],"architectures.":[158]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}