{"id":"https://openalex.org/W2097912453","doi":"https://doi.org/10.1109/ipdps.2004.1303282","title":"A configurable mu ltiprocessor and dynamic load balancing for parallel LU factorization","display_name":"A configurable mu ltiprocessor and dynamic load balancing for parallel LU factorization","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2097912453","doi":"https://doi.org/10.1109/ipdps.2004.1303282","mag":"2097912453"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100431608","display_name":"Xiaofang Wang","orcid":"https://orcid.org/0000-0002-8488-1559"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaofang Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076762145","display_name":"Sotirios G. Ziavras","orcid":"https://orcid.org/0000-0002-3764-1528"},"institutions":[{"id":"https://openalex.org/I118118575","display_name":"New Jersey Institute of Technology","ror":"https://ror.org/05e74xb87","country_code":"US","type":"education","lineage":["https://openalex.org/I118118575"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.G. Ziavras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, New Jersey Institute of Technology, Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., New Jersey Inst. of Tech., Newark, NJ, USA","institution_ids":["https://openalex.org/I118118575"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I118118575"],"apc_list":null,"apc_paid":null,"fwci":1.0602,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.76342118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"234","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.770592451095581},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6381291151046753},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.6373767256736755},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6357495188713074},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5193568468093872},{"id":"https://openalex.org/keywords/factorization","display_name":"Factorization","score":0.5090081691741943},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.49133387207984924},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.4835641086101532},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47961434721946716},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41438984870910645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24296841025352478},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10500222444534302}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.770592451095581},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6381291151046753},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.6373767256736755},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6357495188713074},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5193568468093872},{"id":"https://openalex.org/C187834632","wikidata":"https://www.wikidata.org/wiki/Q188804","display_name":"Factorization","level":2,"score":0.5090081691741943},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.49133387207984924},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.4835641086101532},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47961434721946716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41438984870910645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24296841025352478},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10500222444534302},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2004.1303282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.4.1248","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.4.1248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://web.njit.edu/~ziavras/PDSEC04-14.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W5903885","https://openalex.org/W1507698635","https://openalex.org/W1670159958","https://openalex.org/W1863888138","https://openalex.org/W1944218096","https://openalex.org/W2013286553","https://openalex.org/W2027435745","https://openalex.org/W2034248530","https://openalex.org/W2052602889","https://openalex.org/W2115294662","https://openalex.org/W2121738406","https://openalex.org/W2123969616","https://openalex.org/W2135050419","https://openalex.org/W2149518767","https://openalex.org/W2167683529","https://openalex.org/W2249508874","https://openalex.org/W4250486818","https://openalex.org/W6639148014"],"related_works":["https://openalex.org/W2384867379","https://openalex.org/W2329539859","https://openalex.org/W3191490922","https://openalex.org/W2227905990","https://openalex.org/W2765823764","https://openalex.org/W3214280620","https://openalex.org/W2794038527","https://openalex.org/W2151092287","https://openalex.org/W2523801036","https://openalex.org/W2462910436"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"The":[4],"exponentially":[5],"increasing":[6],"complexity":[7],"of":[8,16,39,64],"many":[9],"scientific":[10,112],"applications":[11],"and":[12,24,35,78,87],"the":[13,36,49],"high":[14],"cost":[15],"supercomputing":[17],"force":[18],"us":[19],"to":[20,110],"explore":[21,59],"new,":[22],"sustainable,":[23],"affordable":[25],"high-performance":[26,111],"computing":[27,51],"platforms.":[28],"Recent":[29],"significant":[30],"advances":[31],"in":[32,48],"FPGA":[33],"technology":[34],"inherent":[37],"advantages":[38],"configurable":[40,50,56,72,103],"logic":[41,104],"have":[42,76],"brought":[43],"about":[44],"new":[45],"research":[46,99],"efforts":[47],"field:":[52],"parallel":[53,61],"processing":[54],"on":[55,70],"chips.":[57],"We":[58],"here":[60],"LU":[62],"factorization":[63],"large":[65],"sparse":[66],"block-diagonal-bordered":[67],"(BDB)":[68],"matrices":[69],"a":[71,107],"multiprocessor":[73],"that":[74,102],"we":[75],"designed":[77],"implemented.":[79],"A":[80],"dynamic":[81],"load":[82],"balancing":[83],"strategy":[84],"is":[85],"proposed":[86],"analyzed.":[88],"Performance":[89],"results":[90],"for":[91],"IEEE":[92],"power":[93],"test":[94],"systems":[95],"are":[96],"provided.":[97],"Our":[98],"provides":[100],"evidence":[101],"can":[105],"be":[106],"viable":[108],"alternative":[109],"computing.":[113]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}