{"id":"https://openalex.org/W2099759664","doi":"https://doi.org/10.1109/ipdps.2004.1303138","title":"Functional programming for reconfigurable computing","display_name":"Functional programming for reconfigurable computing","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2099759664","doi":"https://doi.org/10.1109/ipdps.2004.1303138","mag":"2099759664"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006631737","display_name":"Alan Strelzoff","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Strelzoff","raw_affiliation_strings":["Cadence Design Systems, USA","Cadence Design Systems, San Jose, CA USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5006631737"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56413937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"151","last_page":"158"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.868877112865448},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.7314847707748413},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7215135097503662},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7061997056007385},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6497014760971069},{"id":"https://openalex.org/keywords/recursion","display_name":"Recursion (computer science)","score":0.49151381850242615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45284923911094666},{"id":"https://openalex.org/keywords/functional-programming","display_name":"Functional programming","score":0.44836047291755676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4158231019973755},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.4114688038825989},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.33244436979293823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25115737318992615},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15740090608596802}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.868877112865448},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.7314847707748413},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7215135097503662},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7061997056007385},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6497014760971069},{"id":"https://openalex.org/C168773036","wikidata":"https://www.wikidata.org/wiki/Q264164","display_name":"Recursion (computer science)","level":2,"score":0.49151381850242615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45284923911094666},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.44836047291755676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4158231019973755},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.4114688038825989},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33244436979293823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25115737318992615},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15740090608596802}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303138","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W953200356","https://openalex.org/W1522086282","https://openalex.org/W1561115693","https://openalex.org/W1580566336","https://openalex.org/W1596561342","https://openalex.org/W1597755753","https://openalex.org/W1771890704","https://openalex.org/W2118195048","https://openalex.org/W2125415493","https://openalex.org/W2159542925","https://openalex.org/W4251732387","https://openalex.org/W6635571385","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W3116537445","https://openalex.org/W2128216065","https://openalex.org/W2491366003","https://openalex.org/W2793205098","https://openalex.org/W1996138408","https://openalex.org/W2078379093","https://openalex.org/W76619263","https://openalex.org/W3004782279","https://openalex.org/W3169832545","https://openalex.org/W4296878212"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Reconfigurable":[4],"computing":[5],"requires":[6],"organizing":[7],"computation":[8],"with":[9,66],"mixtures":[10],"of":[11,21,29,46,60,71,83,96,110],"processors":[12],"and":[13,27,40,73,98],"discrete":[14],"logic":[15],"thus":[16],"presenting":[17],"a":[18,111],"difficult":[19],"problem":[20],"hardware/software":[22],"integration.":[23],"An":[24],"execution":[25,114],"model":[26,115],"adaptation":[28],"functional":[30,76],"programming":[31,77],"is":[32,54,63,116],"proposed":[33],"which":[34,86],"removes":[35],"the":[36,44,67,81,107],"distinction":[37],"between":[38],"hardware":[39],"software":[41],"while":[42],"offering":[43],"possibility":[45],"\"correct":[47],"by":[48,89],"construction\"":[49],"design.":[50,112],"The":[51,92,113],"resulting":[52],"language":[53],"called":[55],"\"V\"":[56],"because":[57],"one":[58],"way":[59],"creating":[61],"it":[62],"to":[64,133],"begin":[65],"verifiable,":[68],"synthesizable":[69],"subset":[70],"Verilog,":[72],"then":[74],"add":[75],"features.":[78],"V":[79,121],"generates":[80],"net-list":[82],"elementary":[84],"functions":[85],"are":[87],"supported":[88,105],"an":[90],"array.":[91],"compiler":[93],"has":[94],"stages":[95],"compilation":[97],"instantiation":[99],"so":[100],"that":[101],"recursion":[102],"can":[103],"be":[104],"in":[106,131],"early":[108],"definition":[109],"cycle":[117],"based":[118],"synchronous":[119],"dataflow.":[120],"syntax":[122],"looks":[123],"much":[124],"like":[125],"Verilog":[126],"or":[127],"C":[128],"without":[129],"pointers":[130],"order":[132],"facilitate":[134],"adoption.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}