{"id":"https://openalex.org/W2124979998","doi":"https://doi.org/10.1109/ipdps.2004.1303136","title":"Synthesizable reconfigurable array targeting distributed arithmetic for system-on-chip applications","display_name":"Synthesizable reconfigurable array targeting distributed arithmetic for system-on-chip applications","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2124979998","doi":"https://doi.org/10.1109/ipdps.2004.1303136","mag":"2124979998"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035104014","display_name":"S. Khawam","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"S. Khawam","raw_affiliation_strings":["School of Engineering and Electronic, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Electronic, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022272531","display_name":"Tughrul Arslan","orcid":"https://orcid.org/0000-0001-8176-5803"},"institutions":[{"id":"https://openalex.org/I2799593479","display_name":"Education Scotland","ror":"https://ror.org/05yapj268","country_code":"GB","type":"government","lineage":["https://openalex.org/I2799593479","https://openalex.org/I2801269068"]},{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. Arslan","raw_affiliation_strings":["Institute for System Level Integration, Livingston, UK","School of Engineering and Electronic, University of Edinburgh, Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, Livingston, UK","institution_ids":["https://openalex.org/I2799593479"]},{"raw_affiliation_string":"School of Engineering and Electronic, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018681966","display_name":"F. Westall","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Westall","raw_affiliation_strings":["EPSON Scotland Design Centre, Livingston, UK"],"affiliations":[{"raw_affiliation_string":"EPSON Scotland Design Centre, Livingston, UK","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035104014"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":3.9694,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.93415588,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2001","issue":null,"first_page":"150","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8199758529663086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7219122648239136},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.7124754786491394},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6556650400161743},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5818377733230591},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5221369862556458},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48859626054763794},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4831080436706543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43686017394065857},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.43345820903778076},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4283076524734497},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.42754656076431274},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35391324758529663}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8199758529663086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7219122648239136},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.7124754786491394},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6556650400161743},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5818377733230591},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5221369862556458},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48859626054763794},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4831080436706543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43686017394065857},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.43345820903778076},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4283076524734497},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.42754656076431274},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35391324758529663},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1603017881","https://openalex.org/W1617123517","https://openalex.org/W1894206696","https://openalex.org/W2016748970","https://openalex.org/W2031614119","https://openalex.org/W2095603848","https://openalex.org/W2104449965","https://openalex.org/W2109656299","https://openalex.org/W2123091167","https://openalex.org/W2144853876","https://openalex.org/W2154489416","https://openalex.org/W2163930959","https://openalex.org/W2164910164","https://openalex.org/W2166293057","https://openalex.org/W2534549903","https://openalex.org/W6636449141","https://openalex.org/W6676280906"],"related_works":["https://openalex.org/W2055682261","https://openalex.org/W1916685473","https://openalex.org/W1993363272","https://openalex.org/W2186390138","https://openalex.org/W2060035984","https://openalex.org/W2790129917","https://openalex.org/W2992856432","https://openalex.org/W2114921551","https://openalex.org/W1982150706","https://openalex.org/W2038293309"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Domain-specific":[4],"reconfigurable":[5,29],"arrays":[6,9,25],"are":[7,43,61,94],"embedded":[8,21,28],"optimized":[10],"for":[11],"one":[12],"domain":[13],"of":[14,100],"applications":[15],"providing":[16],"performance":[17,74],"improvements":[18,78],"over":[19],"generic":[20],"field":[22],"programmable":[23],"gate":[24],"(FPGAs).":[26],"An":[27],"array":[30,89],"that":[31,42],"targets":[32],"distributed":[33],"arithmetic":[34],"(DA)":[35],"implementations":[36],"is":[37],"presented.":[38],"DA":[39],"includes":[40],"calculations":[41],"commonly":[44],"found":[45],"in":[46,79,103],"multimedia":[47],"applications,":[48],"such":[49],"as":[50],"filtering":[51],"and":[52,69,83],"discrete":[53],"cosine":[54],"transform":[55],"(DCT).":[56],"Two":[57],"benchmark":[58],"DCT":[59],"circuits":[60],"implemented":[62],"on":[63,66,70],"the":[64,87,98],"array,":[65],"conventional":[67],"FPGAs":[68],"hardwired":[71],"cores.":[72],"The":[73],"measured":[75],"shows":[76],"considerable":[77],"area,":[80],"power":[81],"consumption":[82],"timing":[84],"when":[85],"comparing":[86],"presented":[88],"with":[90],"FPGAs.":[91],"Experimental":[92],"results":[93],"provided":[95],"which":[96],"demonstrate":[97],"suitability":[99],"our":[101],"architecture":[102],"low-power":[104],"system-on-chip":[105],"platforms":[106],"targeting":[107],"portable":[108],"mobile":[109],"devices.":[110]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}