{"id":"https://openalex.org/W2143411473","doi":"https://doi.org/10.1109/ipdps.2004.1303133","title":"Overlapping memory operations with circuit evaluation in reconfigurable computing","display_name":"Overlapping memory operations with circuit evaluation in reconfigurable computing","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2143411473","doi":"https://doi.org/10.1109/ipdps.2004.1303133","mag":"2143411473"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033613446","display_name":"Yosi Ben-Asher","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Y. Ben-Asher","raw_affiliation_strings":["CS, Haifa University, Israel","Department of Computer Science, Haifa University, Israel#TAB#"],"affiliations":[{"raw_affiliation_string":"CS, Haifa University, Israel","institution_ids":["https://openalex.org/I91203450"]},{"raw_affiliation_string":"Department of Computer Science, Haifa University, Israel#TAB#","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085283623","display_name":"Daniel Citron","orcid":"https://orcid.org/0000-0002-1282-4176"},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"D. Citron","raw_affiliation_strings":["IBM Haifa Research Laboratory, Israel"],"affiliations":[{"raw_affiliation_string":"IBM Haifa Research Laboratory, Israel","institution_ids":["https://openalex.org/I4210167297"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108481378","display_name":"Gadi Haber","orcid":null},"institutions":[{"id":"https://openalex.org/I4210167297","display_name":"IBM Research - Haifa","ror":"https://ror.org/05rw9t746","country_code":"IL","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210167297"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"G. Haber","raw_affiliation_strings":["IBM Haifa Research Laboratory, Israel"],"affiliations":[{"raw_affiliation_string":"IBM Haifa Research Laboratory, Israel","institution_ids":["https://openalex.org/I4210167297"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033613446"],"corresponding_institution_ids":["https://openalex.org/I91203450"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16938536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"31","issue":null,"first_page":"148","last_page":"155"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8666945695877075},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.7216175198554993},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7183279991149902},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6797536015510559},{"id":"https://openalex.org/keywords/nested-loop-join","display_name":"Nested loop join","score":0.6201218962669373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5757405757904053},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5553174614906311},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4929625988006592},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.46935921907424927},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4172053933143616},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.41200006008148193},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3752809166908264},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3240889608860016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8666945695877075},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.7216175198554993},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7183279991149902},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6797536015510559},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.6201218962669373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5757405757904053},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5553174614906311},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4929625988006592},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.46935921907424927},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4172053933143616},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.41200006008148193},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3752809166908264},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3240889608860016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W1590625845","https://openalex.org/W1822968287","https://openalex.org/W1838930658","https://openalex.org/W1969773405","https://openalex.org/W1981408476","https://openalex.org/W2049890071","https://openalex.org/W2107426351","https://openalex.org/W2115294662","https://openalex.org/W2116299797","https://openalex.org/W2131749445","https://openalex.org/W2134441275","https://openalex.org/W2138744372","https://openalex.org/W2148911285","https://openalex.org/W2152537396","https://openalex.org/W2164626793","https://openalex.org/W2165099691","https://openalex.org/W2169996458","https://openalex.org/W4252466729","https://openalex.org/W6638964930","https://openalex.org/W6679532917","https://openalex.org/W6684751536"],"related_works":["https://openalex.org/W2014408922","https://openalex.org/W2154847378","https://openalex.org/W2119560736","https://openalex.org/W4399458808","https://openalex.org/W2367348190","https://openalex.org/W594316872","https://openalex.org/W2063397164","https://openalex.org/W1563688358","https://openalex.org/W2831860248","https://openalex.org/W2367794224"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"We":[4,53,85],"consider":[5,33],"the":[6,34,51,71,81,95],"problem":[7,35],"of":[8,36,80,121],"compiling":[9],"programs,":[10],"written":[11],"in":[12,46],"a":[13,87],"general":[14],"high-level":[15],"programming":[16,89],"language,":[17],"into":[18,117],"hardware":[19,78,122],"circuits":[20],"executed":[21],"by":[22],"an":[23,47,55],"FPGA":[24],"(field":[25],"programmable":[26],"gate":[27],"array)":[28],"unit.":[29],"In":[30],"particular,":[31],"we":[32],"synthesizing":[37],"nested":[38],"loops":[39],"that":[40,106],"frequently":[41],"access":[42],"array":[43,68],"elements":[44],"stored":[45],"external":[48,72],"memory":[49,73,125],"(outside":[50],"FPGA).":[52],"propose":[54],"aggressive":[56,107],"compilation":[57,97,108],"scheme,":[58],"based":[59,93],"on":[60,94],"loop":[61],"unrolling":[62],"and":[63,99,124],"code":[64,115],"flattening":[65],"techniques,":[66],"where":[67],"references":[69],"from/to":[70],"are":[74],"overlapped":[75],"with":[76],"uninterrupted":[77],"evaluation":[79],"synthesized":[82],"loop's":[83],"circuit.":[84],"implement":[86],"restricted":[88],"language":[90],"called":[91],"DOL":[92],"proposed":[96],"scheme":[98],"our":[100],"experimental":[101],"results":[102],"provide":[103],"preliminary":[104],"evidence":[105],"can":[109],"be":[110],"used":[111],"to":[112],"compile":[113],"large":[114],"segments":[116],"circuits,":[118],"including":[119],"overlapping":[120],"operations":[123],"references.":[126]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}