{"id":"https://openalex.org/W2143975026","doi":"https://doi.org/10.1109/ipdps.2004.1303126","title":"Probabilistic analysis of fault tolerance of FPGA switch block array","display_name":"Probabilistic analysis of fault tolerance of FPGA switch block array","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2143975026","doi":"https://doi.org/10.1109/ipdps.2004.1303126","mag":"2143975026"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101684855","display_name":"Jing Huang","orcid":"https://orcid.org/0000-0002-5990-8027"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jing Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.B. Tahoori","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001979328","display_name":"Fabrizio Lombardi","orcid":"https://orcid.org/0000-0003-3152-3245"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"F. Lombardi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northeastern University, Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101684855"],"corresponding_institution_ids":["https://openalex.org/I12912129"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.58332246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"145","last_page":"152"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7849980592727661},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7118890285491943},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6875371932983398},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.6814266443252563},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.6519277095794678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6507176160812378},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.588957667350769},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5387971997261047},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5376521348953247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4943411350250244},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.4283858835697174},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4000505805015564},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19166713953018188},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.16799357533454895},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07328793406486511}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7849980592727661},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7118890285491943},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6875371932983398},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.6814266443252563},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.6519277095794678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6507176160812378},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.588957667350769},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5387971997261047},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5376521348953247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4943411350250244},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.4283858835697174},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4000505805015564},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19166713953018188},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.16799357533454895},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07328793406486511},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1967963284","https://openalex.org/W2007940874","https://openalex.org/W2053913299","https://openalex.org/W2069323107","https://openalex.org/W2097290302","https://openalex.org/W2108529592","https://openalex.org/W2110864115","https://openalex.org/W2125719425","https://openalex.org/W2127382553","https://openalex.org/W2137337804","https://openalex.org/W2162529266","https://openalex.org/W2163865290","https://openalex.org/W2165446236","https://openalex.org/W2166535221","https://openalex.org/W2752573522","https://openalex.org/W3145128584","https://openalex.org/W4240484895","https://openalex.org/W6684152871","https://openalex.org/W6684360715","https://openalex.org/W6684616284"],"related_works":["https://openalex.org/W2145932742","https://openalex.org/W2554791727","https://openalex.org/W2357657342","https://openalex.org/W1874409533","https://openalex.org/W4297664933","https://openalex.org/W2145017421","https://openalex.org/W2068476500","https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2085988155"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"We":[4],"present":[5],"a":[6,107],"new":[7],"approach":[8,102,119],"for":[9,49,84,128,140,145,158],"the":[10,17,47,61,86,112,129,146],"evaluation":[11],"of":[12,19,46,63,82,90,150],"FPGA":[13,91,131,152,163],"routing":[14,59,76,127],"resources":[15,89],"in":[16,60,97,136],"presence":[18,62],"faulty":[20,64],"switches.":[21],"Switch":[22],"stuck-open":[23],"faults":[24,33],"(switch":[25,34],"permanently":[26,35],"off)":[27],"as":[28,30,80,138],"well":[29],"switch":[31,70,134],"stuck-closed":[32],"on)":[36],"are":[37,95,156],"addressed,":[38],"which":[39],"is":[40,66,78,103,120],"directly":[41],"related":[42],"to":[43,123,143],"fault":[44,125],"tolerance":[45],"interconnect":[48,88],"testing":[50,141],"and":[51,55,72,114,142,161],"reconfiguration":[52],"at":[53,68],"manufacturing":[54],"run-time":[56],"application.":[57],"Signal":[58],"switches":[65],"analyzed":[67],"both":[69],"block":[71],"array":[73],"levels;":[74],"probabilistic":[75,118],"(mutability)":[77],"used":[79],"figure":[81],"merit":[83],"evaluating":[85],"programmable":[87],"architectures.":[92,164],"Two":[93],"approaches":[94],"proposed":[96],"this":[98],"paper.":[99],"The":[100,154],"first":[101],"based":[104],"on":[105],"finding":[106],"permutation":[108],"(one-to-one":[109],"mapping)":[110],"between":[111],"input":[113],"output":[115],"endpoints.":[116],"A":[117],"also":[121],"presented":[122],"evaluate":[124],"tolerant":[126],"entire":[130],"by":[132],"connecting":[133],"blocks":[135],"chains":[137],"required":[139],"account":[144],"I/O":[147],"pin":[148],"restrictions":[149],"an":[151],"chip.":[153],"results":[155],"reported":[157],"various":[159],"commercial":[160],"academic":[162]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}