{"id":"https://openalex.org/W2150739345","doi":"https://doi.org/10.1109/ipdps.2004.1303125","title":"Adaptive processor: a model of stream processing","display_name":"Adaptive processor: a model of stream processing","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2150739345","doi":"https://doi.org/10.1109/ipdps.2004.1303125","mag":"2150739345"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110255276","display_name":"Shigeyuki Takano","orcid":null},"institutions":[{"id":"https://openalex.org/I141591182","display_name":"University of Aizu","ror":"https://ror.org/02pg0e883","country_code":"JP","type":"education","lineage":["https://openalex.org/I141591182"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"S. Takano","raw_affiliation_strings":["Graduate School of Computer Science and Engineering, University of Aizu, Fukushima, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Computer Science and Engineering, University of Aizu, Fukushima, Japan","institution_ids":["https://openalex.org/I141591182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5110255276"],"corresponding_institution_ids":["https://openalex.org/I141591182"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17421375,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"tr 0 5","issue":null,"first_page":"144","last_page":"149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8956708908081055},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8810371160507202},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.76961350440979},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.7099936604499817},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5913033485412598},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5595659613609314},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5261332988739014},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47408902645111084},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44523248076438904},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33408474922180176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2981502413749695},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.285990834236145},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.1378639042377472},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08860918879508972}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8956708908081055},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8810371160507202},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.76961350440979},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.7099936604499817},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5913033485412598},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5595659613609314},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5261332988739014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47408902645111084},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44523248076438904},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33408474922180176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2981502413749695},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.285990834236145},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.1378639042377472},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08860918879508972},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1482073811","https://openalex.org/W1499156209","https://openalex.org/W1522748367","https://openalex.org/W1525740151","https://openalex.org/W1964718922","https://openalex.org/W2024415338","https://openalex.org/W2083868341","https://openalex.org/W2097145429","https://openalex.org/W2138518100","https://openalex.org/W2158561130","https://openalex.org/W2164705534","https://openalex.org/W4242861182","https://openalex.org/W6628962213","https://openalex.org/W6629799285","https://openalex.org/W6631409614","https://openalex.org/W6674764217"],"related_works":["https://openalex.org/W2115178757","https://openalex.org/W2224192221","https://openalex.org/W1482836228","https://openalex.org/W2356166161","https://openalex.org/W2014882201","https://openalex.org/W3144620029","https://openalex.org/W3013048777","https://openalex.org/W2094874787","https://openalex.org/W2111412181","https://openalex.org/W4251089459"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Recently,":[4],"configuration":[5],"of":[6,42,88],"an":[7],"application":[8],"specific":[9],"pipelined":[10],"datapath":[11],"is":[12,29,40,47],"proposed,":[13,26],"especially":[14],"for":[15,51,75,85],"supporting":[16],"stream":[17],"processing.":[18],"Adaptive":[19],"processor":[20,54],"model":[21],"and":[22,36,77,81],"its":[23],"architecture":[24],"were":[25],"however,":[27,45],"discussion":[28],"still":[30],"necessary":[31],"to":[32],"be":[33],"clear":[34],"problem":[35],"advance.":[37],"Parallel":[38],"I/O":[39],"key":[41],"array":[43],"processing,":[44],"there":[46],"no":[48],"register":[49,64],"file":[50],"basic":[52],"adaptive":[53,90],"model.":[55],"There":[56],"are":[57],"sequencers":[58],"with":[59],"memory":[60],"block":[61],"replacing":[62],"the":[63,89],"file.":[65],"We":[66],"show":[67],"first":[68],"evaluation":[69],"results":[70],"based":[71],"on":[72,82],"static":[73],"analysis":[74],"area":[76],"execution":[78],"time":[79],"assessments,":[80],"simple":[83],"simulator":[84],"observing":[86],"behavior":[87],"processor.":[91]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}