{"id":"https://openalex.org/W2132128385","doi":"https://doi.org/10.1109/ipdps.2004.1303121","title":"Developing large-scale field-programmable analog arrays","display_name":"Developing large-scale field-programmable analog arrays","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2132128385","doi":"https://doi.org/10.1109/ipdps.2004.1303121","mag":"2132128385"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013069164","display_name":"Tyson S. Hall","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T.S. Hall","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108508698","display_name":"Christopher M. Twigg","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.M. Twigg","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105781337","display_name":"P. Hasler","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Hasler","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033437141","display_name":"David V. Anderson","orcid":"https://orcid.org/0000-0002-8571-4613"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.V. Anderson","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013069164"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":3.2708,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.91589353,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9881910085678101},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6213315725326538},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6024012565612793},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.5944110155105591},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5440641045570374},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5321551561355591},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.5249238610267639},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.515491783618927},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.513827383518219},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4614625573158264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4543551206588745},{"id":"https://openalex.org/keywords/testbed","display_name":"Testbed","score":0.44710052013397217},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42454665899276733},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42436468601226807},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42056939005851746},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.41294345259666443},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33682703971862793},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2958144545555115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24521154165267944},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2440648078918457},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1978537142276764},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19414198398590088}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9881910085678101},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6213315725326538},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6024012565612793},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.5944110155105591},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5440641045570374},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5321551561355591},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.5249238610267639},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.515491783618927},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.513827383518219},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4614625573158264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4543551206588745},{"id":"https://openalex.org/C31395832","wikidata":"https://www.wikidata.org/wiki/Q1318674","display_name":"Testbed","level":2,"score":0.44710052013397217},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42454665899276733},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42436468601226807},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42056939005851746},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.41294345259666443},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33682703971862793},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2958144545555115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24521154165267944},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2440648078918457},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1978537142276764},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19414198398590088},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2004.1303121","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303121","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.408.9685","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.408.9685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.hallway.us/~tyson/downloads/raw_2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1547056875","https://openalex.org/W1567680258","https://openalex.org/W1865817362","https://openalex.org/W1883089835","https://openalex.org/W1900872810","https://openalex.org/W1941486190","https://openalex.org/W1980989025","https://openalex.org/W1982965615","https://openalex.org/W1998240657","https://openalex.org/W2070057122","https://openalex.org/W2112357477","https://openalex.org/W2145183934","https://openalex.org/W2165780274","https://openalex.org/W2167850060"],"related_works":["https://openalex.org/W1489445348","https://openalex.org/W2008534674","https://openalex.org/W1493881961","https://openalex.org/W3111330318","https://openalex.org/W4388041735","https://openalex.org/W1862020018","https://openalex.org/W4318953393","https://openalex.org/W2069739480","https://openalex.org/W2169924428","https://openalex.org/W2568296580"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2,34],"given.":[3],"Field-programmable":[4],"analog":[5,14,31,98,127,144],"arrays":[6],"(FPAAs)":[7],"provide":[8],"a":[9,35,76,106],"method":[10],"for":[11],"rapidly":[12],"prototyping":[13],"systems.":[15],"Currently":[16],"available":[17],"commercial":[18],"and":[19,49,61,94,102,139],"academic":[20],"FPAAs":[21,56],"are":[22,117],"typically":[23],"based":[24],"on":[25,124],"operational":[26],"amplifiers":[27],"(or":[28],"other":[29],"similar":[30],"primitives)":[32],"with":[33,79],"few":[36],"computational":[37],"elements":[38],"per":[39],"chip.":[40],"While":[41],"their":[42,46],"specific":[43],"architectures":[44],"vary,":[45],"small":[47],"sizes":[48],"often":[50],"restrictive":[51],"interconnect":[52],"designs":[53],"leave":[54],"current":[55],"limited":[57],"in":[58,75,81,96,133],"functionality,":[59],"flexibility,":[60],"usefulness.":[62],"We":[63],"explore":[64],"the":[65,71],"use":[66],"of":[67],"floating-gate":[68],"devices":[69,128],"as":[70],"core":[72],"programmable":[73],"element":[74],"large-scale":[77,125],"FPAA":[78,86,108],"applications":[80],"signal":[82,99,114],"processing":[83,100,115],"emphasized.":[84],"An":[85],"architecture":[87],"is":[88,109],"presented":[89],"that":[90,119],"offers":[91],"increased":[92],"functionality":[93],"flexibility":[95],"realizing":[97,130],"systems,":[101],"experimental":[103],"data":[104],"from":[105],"testbed":[107],"shown.":[110],"In":[111],"addition,":[112],"mainstream":[113],"systems":[116],"discussed":[118],"can":[120],"be":[121],"effectively":[122],"implemented":[123],"reconfigurable":[126],"thereby":[129],"dramatic":[131],"savings":[132],"power":[134],"over":[135,142],"traditional":[136,143],"digital":[137],"solutions":[138],"improved":[140],"time-to-market":[141],"designs.":[145]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}