{"id":"https://openalex.org/W2114026576","doi":"https://doi.org/10.1109/ipdps.2004.1303115","title":"Integrated modeling and generation of a reconfigurable network-on-chip","display_name":"Integrated modeling and generation of a reconfigurable network-on-chip","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2114026576","doi":"https://doi.org/10.1109/ipdps.2004.1303115","mag":"2114026576"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073514438","display_name":"Doris Ching","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D. Ching","raw_affiliation_strings":["Electrical Engineering Department, UCLA, USA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088000939","display_name":"Patrick Schaumont","orcid":"https://orcid.org/0000-0002-4586-5476"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Schaumont","raw_affiliation_strings":["Electrical Engineering Department, UCLA, USA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082347771","display_name":"Ingrid Verbauwhede","orcid":"https://orcid.org/0000-0002-0879-076X"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. Verbauwhede","raw_affiliation_strings":["Electrical Engineering Department, UCLA, USA","Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, UCLA, USA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng., California Univ., Los Angeles, CA, , USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073514438"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":3.736,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.93933175,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"139","last_page":"145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.815035879611969},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7738313674926758},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6717286109924316},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6256087422370911},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6206501126289368},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5720400214195251},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5567095279693604},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5385246276855469},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5212324857711792},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48834821581840515},{"id":"https://openalex.org/keywords/network-simulation","display_name":"Network simulation","score":0.46224355697631836},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43927818536758423},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4311034679412842},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3185899257659912},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.23240387439727783},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16876742243766785}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.815035879611969},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7738313674926758},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6717286109924316},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6256087422370911},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6206501126289368},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5720400214195251},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5567095279693604},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5385246276855469},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5212324857711792},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48834821581840515},{"id":"https://openalex.org/C139940560","wikidata":"https://www.wikidata.org/wiki/Q290036","display_name":"Network simulation","level":2,"score":0.46224355697631836},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43927818536758423},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4311034679412842},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3185899257659912},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.23240387439727783},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16876742243766785},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2004.1303115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/747206","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/747206","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004, Santa Fe, NM, USA","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.2.2357","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.2.2357","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.emsec.ee.ucla.edu/pdf/2004raw_ching.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W181052111","https://openalex.org/W1649645444","https://openalex.org/W1918487774","https://openalex.org/W2103621771","https://openalex.org/W2104674486","https://openalex.org/W2116493640","https://openalex.org/W2123456523","https://openalex.org/W2126101418","https://openalex.org/W2126213936","https://openalex.org/W2132727849","https://openalex.org/W2152484003","https://openalex.org/W2160642395","https://openalex.org/W2163498322","https://openalex.org/W2165666359","https://openalex.org/W2462193902","https://openalex.org/W4245348408","https://openalex.org/W4247405005","https://openalex.org/W6675746351","https://openalex.org/W6678338498","https://openalex.org/W6679699319","https://openalex.org/W6813828836"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2108200233","https://openalex.org/W1581055755"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"While":[4],"a":[5,9,30,48,85,106],"communication":[6],"network":[7,73,102],"is":[8,103],"critical":[10],"component":[11],"for":[12],"an":[13,36,71],"efficient":[14],"system-on-chip":[15],"multiprocessor,":[16],"there":[17],"are":[18],"few":[19],"approaches":[20],"available":[21],"to":[22],"help":[23],"with":[24,105],"system-level":[25],"architectural":[26],"exploration":[27],"of":[28,47,98],"such":[29],"specialized":[31],"interconnection":[32],"network.":[33],"We":[34,79],"present":[35,89],"integrated":[37],"modeling,":[38],"simulation":[39,59],"and":[40,53,64,88],"implementation":[41,90],"tool.":[42],"A":[43],"high":[44],"level":[45],"description":[46],"network-on-chip":[49,87],"can":[50,75],"be":[51,76],"simulated":[52],"converted":[54],"into":[55,94],"VHDL.":[56],"The":[57,96],"system":[58],"supports":[60],"multiple":[61],"instruction-set":[62],"simulators,":[63],"obtains":[65],"cycle-accurate":[66],"performance":[67,97],"metrics.":[68],"This":[69],"way,":[70],"optimal":[72],"configuration":[74],"determined":[77],"easily.":[78],"discuss":[80],"our":[81,99],"approach":[82],"by":[83],"designing":[84],"flexible":[86],"results":[91],"after":[92],"mapping":[93],"FPGA.":[95],"automatically":[100],"generated":[101],"comparable":[104],"reference":[107],"design":[108],"directly":[109],"developed":[110],"in":[111],"HDL.":[112]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}