{"id":"https://openalex.org/W2121663652","doi":"https://doi.org/10.1109/ipdps.2004.1303105","title":"Improving Java performance using dynamic method migration on FPGAs","display_name":"Improving Java performance using dynamic method migration on FPGAs","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2121663652","doi":"https://doi.org/10.1109/ipdps.2004.1303105","mag":"2121663652"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074406968","display_name":"Emanuele Lattanzi","orcid":"https://orcid.org/0000-0002-6568-8470"},"institutions":[{"id":"https://openalex.org/I190397597","display_name":"University of Urbino","ror":"https://ror.org/04q4kt073","country_code":"IT","type":"education","lineage":["https://openalex.org/I190397597"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Lattanzi","raw_affiliation_strings":["STI-University of Urbino, Urbino, Italy","University of Urbino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STI-University of Urbino, Urbino, Italy","institution_ids":["https://openalex.org/I190397597"]},{"raw_affiliation_string":"University of Urbino","institution_ids":["https://openalex.org/I190397597"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044867230","display_name":"Aman Gayasen","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Gayasen","raw_affiliation_strings":["DCSE-Penn State University, University Park, PA, USA","Pennsylvania State Univ#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DCSE-Penn State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Pennsylvania State Univ#TAB#","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007116603","display_name":"Mahmut Kandemir","orcid":"https://orcid.org/0000-0002-9940-9951"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Kandemir","raw_affiliation_strings":["DCSE-Penn State University, University Park, PA, USA","Pennsylvania State Univ#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DCSE-Penn State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Pennsylvania State Univ#TAB#","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101919131","display_name":"Vijaykrishnan Narayanan","orcid":"https://orcid.org/0000-0001-6266-6068"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Narayanan","raw_affiliation_strings":["DCSE-Penn State University, University Park, PA, USA","School of Electrical Engineering and Computer Science"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DCSE-Penn State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"School of Electrical Engineering and Computer Science","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["DEIS, Universit\u00e0 di Bologna, Bologna, Italy","University of Bologna"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DEIS, Universit\u00e0 di Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"University of Bologna","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091750961","display_name":"Alessandro Bogliolo","orcid":"https://orcid.org/0000-0001-6666-3315"},"institutions":[{"id":"https://openalex.org/I190397597","display_name":"University of Urbino","ror":"https://ror.org/04q4kt073","country_code":"IT","type":"education","lineage":["https://openalex.org/I190397597"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Bogliolo","raw_affiliation_strings":["STI-University of Urbino, Urbino, Italy","University of Urbino"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STI-University of Urbino, Urbino, Italy","institution_ids":["https://openalex.org/I190397597"]},{"raw_affiliation_string":"University of Urbino","institution_ids":["https://openalex.org/I190397597"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1801,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.91389839,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"134","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.876642644405365},{"id":"https://openalex.org/keywords/bytecode","display_name":"Bytecode","score":0.8035266399383545},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.7570173740386963},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.7504229545593262},{"id":"https://openalex.org/keywords/embedded-java","display_name":"Embedded Java","score":0.7132020592689514},{"id":"https://openalex.org/keywords/just-in-time-compilation","display_name":"Just-in-time compilation","score":0.6276822090148926},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6144351363182068},{"id":"https://openalex.org/keywords/java-bytecode","display_name":"Java bytecode","score":0.6041572093963623},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.524571418762207},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.5206669569015503},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4996969699859619},{"id":"https://openalex.org/keywords/strictfp","display_name":"strictfp","score":0.4830518364906311},{"id":"https://openalex.org/keywords/java-applet","display_name":"Java applet","score":0.4806062877178192},{"id":"https://openalex.org/keywords/java-concurrency","display_name":"Java concurrency","score":0.4786989986896515},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4326223134994507},{"id":"https://openalex.org/keywords/java-annotation","display_name":"Java annotation","score":0.3764326274394989}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.876642644405365},{"id":"https://openalex.org/C2779818221","wikidata":"https://www.wikidata.org/wiki/Q837330","display_name":"Bytecode","level":3,"score":0.8035266399383545},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.7570173740386963},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.7504229545593262},{"id":"https://openalex.org/C175224512","wikidata":"https://www.wikidata.org/wiki/Q1334980","display_name":"Embedded Java","level":5,"score":0.7132020592689514},{"id":"https://openalex.org/C76782552","wikidata":"https://www.wikidata.org/wiki/Q110546","display_name":"Just-in-time compilation","level":3,"score":0.6276822090148926},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6144351363182068},{"id":"https://openalex.org/C2777472213","wikidata":"https://www.wikidata.org/wiki/Q137496","display_name":"Java bytecode","level":5,"score":0.6041572093963623},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.524571418762207},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.5206669569015503},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4996969699859619},{"id":"https://openalex.org/C174954855","wikidata":"https://www.wikidata.org/wiki/Q7623626","display_name":"strictfp","level":4,"score":0.4830518364906311},{"id":"https://openalex.org/C15524039","wikidata":"https://www.wikidata.org/wiki/Q865817","display_name":"Java applet","level":3,"score":0.4806062877178192},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.4786989986896515},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4326223134994507},{"id":"https://openalex.org/C168702491","wikidata":"https://www.wikidata.org/wiki/Q567345","display_name":"Java annotation","level":4,"score":0.3764326274394989},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2004.1303105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.114.3742","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.114.3742","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.gigascale.org/pubs/452/raw04.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/16134","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/16134","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1482337941","https://openalex.org/W1561471308","https://openalex.org/W1587222218","https://openalex.org/W1893228300","https://openalex.org/W2045862132","https://openalex.org/W2094246212","https://openalex.org/W2096785338","https://openalex.org/W2120635877","https://openalex.org/W2125113073","https://openalex.org/W2161740129","https://openalex.org/W2914202314","https://openalex.org/W6628948662","https://openalex.org/W6633551560","https://openalex.org/W6635163298","https://openalex.org/W6674718134"],"related_works":["https://openalex.org/W2138972873","https://openalex.org/W2008905239","https://openalex.org/W2000832133","https://openalex.org/W2028950884","https://openalex.org/W2138157029","https://openalex.org/W2066444215","https://openalex.org/W1996781759","https://openalex.org/W2169629723","https://openalex.org/W4230219578","https://openalex.org/W2289643705"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"With":[4],"the":[5,22,28,49,64,105],"diffusion":[6],"of":[7,24,30,51,67,101,116],"Java":[8,25,39,61,102],"in":[9],"advanced":[10],"multimedia":[11],"mobile":[12],"devices,":[13],"there":[14],"is":[15],"a":[16,44,52,68,79,93,114],"growing":[17],"need":[18],"for":[19],"speeding":[20],"up":[21],"execution":[23,70],"bytecode":[26],"beyond":[27],"limits":[29],"traditional":[31],"interpreters":[32],"and":[33,59,77,107],"just-in-time":[34],"compilers.":[35],"In":[36],"this":[37],"area,":[38],"coprocessors":[40],"are":[41],"viewed":[42],"as":[43],"promising":[45],"technology,":[46],"which":[47],"marries":[48],"flexibility":[50],"general-purpose":[53],"microprocessor":[54,80],"to":[55,104],"run":[56],"legacy":[57],"code":[58],"lightweight":[60],"methods,":[62],"with":[63,81,85],"high":[65],"performance":[66],"specialized":[69],"engine":[71],"on":[72],"speed-critical":[73],"bytecode.":[74],"We":[75],"propose":[76],"analyze":[78,110],"FPGA":[82],"coprocessor":[83],"architecture":[84],"efficient":[86],"shared-memory":[87],"communication":[88],"support.":[89],"Furthermore,":[90],"we":[91,108],"describe":[92],"complete":[94],"run-time":[95],"environment":[96],"that":[97],"supports":[98],"dynamic":[99],"migration":[100],"methods":[103],"coprocessor,":[106],"quantitatively":[109],"speedups":[111],"achievable":[112],"under":[113],"number":[115],"system":[117],"configurations":[118],"using":[119],"an":[120],"accurate":[121],"complete-system":[122],"simulator.":[123]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}