{"id":"https://openalex.org/W2097331668","doi":"https://doi.org/10.1109/ipdps.2004.1303102","title":"Tuning reconfigurable microarchitectures for power efficiency","display_name":"Tuning reconfigurable microarchitectures for power efficiency","publication_year":2004,"publication_date":"2004-06-10","ids":{"openalex":"https://openalex.org/W2097331668","doi":"https://doi.org/10.1109/ipdps.2004.1303102","mag":"2097331668"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2004.1303102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007343492","display_name":"A.S. Dhodapkar","orcid":null},"institutions":[{"id":"https://openalex.org/I1304256225","display_name":"University of Wisconsin System","ror":"https://ror.org/03ydkyb10","country_code":"US","type":"education","lineage":["https://openalex.org/I1304256225"]},{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A.S. Dhodapkar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","Dept. of Electr. & Comput Eng., Wisconsin Univ., Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput Eng., Wisconsin Univ., Madison, WI, USA","institution_ids":["https://openalex.org/I1304256225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017566347","display_name":"James E. Smith","orcid":"https://orcid.org/0000-0001-7908-1859"},"institutions":[{"id":"https://openalex.org/I1304256225","display_name":"University of Wisconsin System","ror":"https://ror.org/03ydkyb10","country_code":"US","type":"education","lineage":["https://openalex.org/I1304256225"]},{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.E. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","Dept. of Electr. & Comput Eng., Wisconsin Univ., Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Electr. & Comput Eng., Wisconsin Univ., Madison, WI, USA","institution_ids":["https://openalex.org/I1304256225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5007343492"],"corresponding_institution_ids":["https://openalex.org/I1304256225","https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":0.5266,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65953282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"133","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.849010705947876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8296405673027039},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6638811230659485},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6512879133224487},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6501955389976501},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5953285098075867},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.5884857177734375},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.560437798500061},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.54739910364151},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5331892967224121},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5040294528007507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4336448609828949},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.4101814329624176},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17840179800987244}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.849010705947876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8296405673027039},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6638811230659485},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6512879133224487},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6501955389976501},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5953285098075867},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.5884857177734375},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.560437798500061},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.54739910364151},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5331892967224121},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5040294528007507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4336448609828949},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.4101814329624176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17840179800987244}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2004.1303102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2004.1303102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1535719934","https://openalex.org/W1647880337","https://openalex.org/W2101308451","https://openalex.org/W2133979350","https://openalex.org/W2135183949","https://openalex.org/W2138351227","https://openalex.org/W2155119470","https://openalex.org/W2156174665","https://openalex.org/W2157074753","https://openalex.org/W2161991038","https://openalex.org/W2174102096","https://openalex.org/W2243964973","https://openalex.org/W4236892585","https://openalex.org/W4240717542","https://openalex.org/W4245631385","https://openalex.org/W4252854535","https://openalex.org/W4285719527","https://openalex.org/W6632149564","https://openalex.org/W6636826597"],"related_works":["https://openalex.org/W2546991807","https://openalex.org/W2098406302","https://openalex.org/W2076114130","https://openalex.org/W2538519144","https://openalex.org/W2121191383","https://openalex.org/W2535115842","https://openalex.org/W2734782074","https://openalex.org/W1505654810","https://openalex.org/W1584415117","https://openalex.org/W4252570104"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Modern":[4],"microprocessors":[5],"are":[6,22],"designed":[7],"with":[8,104],"a":[9,31,121,155],"fixed":[10],"set":[11,118],"of":[12,39,72,151],"microarchitected":[13],"resources.":[14],"On":[15,196],"the":[16,44,149,162,189,193,198],"other":[17],"hand,":[18],"program":[19,32,47,68,144],"resource":[20],"requirements":[21,48],"known":[23],"to":[24,51,65,78,130,141,201],"vary":[25],"across":[26],"programs":[27],"and":[28,46,100,109,125,147,186,210,224],"even":[29],"within":[30],"as":[33,171,173],"it":[34],"goes":[35],"through":[36],"different":[37],"phases":[38],"execution.":[40],"This":[41],"mismatch":[42],"between":[43],"design":[45],"often":[49],"leads":[50,200],"suboptimal":[52],"power":[53,80,169,216],"and/or":[54],"performance.":[55],"We":[56],"present":[57],"an":[58],"adaptive":[59],"microarchitecture":[60,88],"that":[61,161],"tailors":[62],"itself":[63],"dynamically":[64],"match":[66],"changing":[67],"requirements.":[69],"The":[70,87,113,135],"goal":[71],"adaptation":[73],"in":[74,128,192,213],"this":[75],"work":[76],"is":[77],"achieve":[79],"efficiency":[81],"without":[82],"suffering":[83],"significant":[84],"performance":[85,203],"degradation.":[86],"employs":[89],"four":[90],"multiconfiguration":[91],"units":[92],"nstruction":[93],"cache,":[94,96,177,181,219,221],"data":[95,180,220],"unified":[97],"L2":[98,184,222],"cache":[99,185,223],"branch":[101,190,225],"predictor":[102,191],"along":[103],"light":[105],"weight":[106],"profiling":[107,114,132],"hardware":[108,115,133],"sophisticated":[110],"tuning":[111,136,150],"algorithms.":[112],"collects":[116],"working":[117],"signatures":[119,140],"using":[120,154],"simple":[122],"hash":[123],"function":[124],"sparse":[126],"sampling":[127],"order":[129],"reduce":[131],"complexity.":[134],"algorithms":[137],"use":[138],"these":[139],"accurately":[142],"detect":[143],"phase":[145],"changes":[146],"decouple":[148],"each":[152],"unit":[153],"novel":[156],"technique.":[157],"Detailed":[158],"simulations":[159],"show":[160],"best":[163],"performing":[164],"algorithm":[165,199],"achieves":[166],"subthreshold":[167,214],"leakage":[168,215],"reductions":[170],"high":[172],"76%":[174],"for":[175,179,183,188,217],"instruction":[176,218],"46%":[178],"63%":[182],"73%":[187],"benchmarks":[194],"studied.":[195],"average,":[197],"1.1%":[202],"degradation":[204],"while":[205],"achieving":[206],"44%,":[207],"17%,":[208],"19%,":[209],"28%":[211],"reduction":[212],"predictor,":[226],"respectively.":[227]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}