{"id":"https://openalex.org/W2131062339","doi":"https://doi.org/10.1109/ipdps.2003.1213433","title":"Model checking a cache coherence protocol for a Java DSM implementation","display_name":"Model checking a cache coherence protocol for a Java DSM implementation","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2131062339","doi":"https://doi.org/10.1109/ipdps.2003.1213433","mag":"2131062339"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073684178","display_name":"Jun Pang","orcid":"https://orcid.org/0000-0002-4521-4112"},"institutions":[{"id":"https://openalex.org/I1341640284","display_name":"Centrum Wiskunde & Informatica","ror":"https://ror.org/00x7ekv49","country_code":"NL","type":"facility","lineage":["https://openalex.org/I1341640284","https://openalex.org/I2800991832"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Jun Pang","raw_affiliation_strings":["Software Engineering Department, CWI, Amsterdam, Netherlands","Software Eng. Dept., CWI, Amsterdam, Netherlands"],"affiliations":[{"raw_affiliation_string":"Software Engineering Department, CWI, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I1341640284"]},{"raw_affiliation_string":"Software Eng. Dept., CWI, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I1341640284"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078610814","display_name":"Wan Fokkink","orcid":"https://orcid.org/0000-0001-7443-8978"},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]},{"id":"https://openalex.org/I1341640284","display_name":"Centrum Wiskunde & Informatica","ror":"https://ror.org/00x7ekv49","country_code":"NL","type":"facility","lineage":["https://openalex.org/I1341640284","https://openalex.org/I2800991832"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"W. Fokkink","raw_affiliation_strings":["Department of Computer Science, Vrije Universiteit, Amsterdam, Netherlands","Software Engineering Department, CWI, Amsterdam, Netherlands","Software Eng. Dept., CWI, Amsterdam, Netherlands"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Vrije Universiteit, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I865915315"]},{"raw_affiliation_string":"Software Engineering Department, CWI, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I1341640284"]},{"raw_affiliation_string":"Software Eng. Dept., CWI, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I1341640284"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029367717","display_name":"Rutger F. H. Hofman","orcid":null},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. Hofman","raw_affiliation_strings":["Department of Computer Science, Vrije Universiteit, Amsterdam, Netherlands","Computer Systems"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Vrije Universiteit, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I865915315"]},{"raw_affiliation_string":"Computer Systems","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040813018","display_name":"Ronald Veldema","orcid":null},"institutions":[{"id":"https://openalex.org/I865915315","display_name":"Vrije Universiteit Amsterdam","ror":"https://ror.org/008xxew50","country_code":"NL","type":"education","lineage":["https://openalex.org/I865915315"]},{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE","NL"],"is_corresponding":false,"raw_author_name":"R. Veldema","raw_affiliation_strings":["Department of Computer Science, Vrije Universiteit, Amsterdam, Netherlands","University of Erlangen-Nuremberg"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Vrije Universiteit, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I865915315"]},{"raw_affiliation_string":"University of Erlangen-Nuremberg","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073684178"],"corresponding_institution_ids":["https://openalex.org/I1341640284"],"apc_list":null,"apc_paid":null,"fwci":2.633,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8929923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"10","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8919506072998047},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7901818752288818},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.7144319415092468},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.6599370241165161},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6111888885498047},{"id":"https://openalex.org/keywords/java-concurrency","display_name":"Java concurrency","score":0.5601492524147034},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.5555970072746277},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5550972819328308},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.5510032773017883},{"id":"https://openalex.org/keywords/java-modeling-language","display_name":"Java Modeling Language","score":0.5278672575950623},{"id":"https://openalex.org/keywords/java-annotation","display_name":"Java annotation","score":0.5200602412223816},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.5115281343460083},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.4859706163406372},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.4807272255420685},{"id":"https://openalex.org/keywords/strictfp","display_name":"strictfp","score":0.47526663541793823},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42108890414237976},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.41575130820274353},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.3917772173881531},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.36975014209747314},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.285990834236145},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.2290501892566681},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.22530639171600342},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.225301593542099},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.12262335419654846}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8919506072998047},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7901818752288818},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.7144319415092468},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.6599370241165161},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6111888885498047},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.5601492524147034},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.5555970072746277},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5550972819328308},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.5510032773017883},{"id":"https://openalex.org/C60945770","wikidata":"https://www.wikidata.org/wiki/Q2517517","display_name":"Java Modeling Language","level":5,"score":0.5278672575950623},{"id":"https://openalex.org/C168702491","wikidata":"https://www.wikidata.org/wiki/Q567345","display_name":"Java annotation","level":4,"score":0.5200602412223816},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.5115281343460083},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.4859706163406372},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.4807272255420685},{"id":"https://openalex.org/C174954855","wikidata":"https://www.wikidata.org/wiki/Q7623626","display_name":"strictfp","level":4,"score":0.47526663541793823},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42108890414237976},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.41575130820274353},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3917772173881531},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.36975014209747314},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.285990834236145},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.2290501892566681},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.22530639171600342},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.225301593542099},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.12262335419654846},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2003.1213433","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213433","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1541450333","https://openalex.org/W1542985837","https://openalex.org/W1550697900","https://openalex.org/W1573853539","https://openalex.org/W1593284044","https://openalex.org/W1595452620","https://openalex.org/W1605302571","https://openalex.org/W1644882639","https://openalex.org/W1763163479","https://openalex.org/W1917425894","https://openalex.org/W2011429153","https://openalex.org/W2026591657","https://openalex.org/W2027246586","https://openalex.org/W2054739713","https://openalex.org/W2066689215","https://openalex.org/W2091177009","https://openalex.org/W2092002125","https://openalex.org/W2121217300","https://openalex.org/W2123885505","https://openalex.org/W2126395320","https://openalex.org/W2126897803","https://openalex.org/W2133022700","https://openalex.org/W2139642361","https://openalex.org/W2145096688","https://openalex.org/W2147436904","https://openalex.org/W2152030873","https://openalex.org/W2158053359","https://openalex.org/W2161145843","https://openalex.org/W2163292460","https://openalex.org/W2171648195","https://openalex.org/W2235903980","https://openalex.org/W2340102009","https://openalex.org/W2340735175","https://openalex.org/W2584130473","https://openalex.org/W4210244182","https://openalex.org/W4244719572","https://openalex.org/W4248584197","https://openalex.org/W6632306721","https://openalex.org/W6632419953","https://openalex.org/W6635291520","https://openalex.org/W6635727892","https://openalex.org/W6636319432","https://openalex.org/W6639933461","https://openalex.org/W6657286567","https://openalex.org/W6683607404"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2140673013","https://openalex.org/W2031173571","https://openalex.org/W2155112318","https://openalex.org/W2379215066","https://openalex.org/W2987765027","https://openalex.org/W4285204597","https://openalex.org/W1550697900","https://openalex.org/W2033818578","https://openalex.org/W2091085450"],"abstract_inverted_index":{"Jackal":[0],"is":[1],"a":[2,29,35],"fine-grained":[3],"distributed":[4,30],"shared":[5],"memory":[6,18,31],"implementation":[7],"of":[8,48],"the":[9,61,87],"Java":[10,23],"programming":[11],"language.":[12],"It":[13,33],"aims":[14],"to":[15,25,66,78],"implement":[16],"Java's":[17],"model":[19,74],"and":[20,59,73],"allows":[21],"multithreaded":[22],"programs":[24],"run":[26],"unmodified":[27],"on":[28,45],"system.":[32],"employs":[34],"multiple-writer":[36],"cache":[37],"coherence":[38],"protocol.":[39,50],"In":[40],"this":[41,49],"paper,":[42],"we":[43],"report":[44],"our":[46],"analysis":[47,82],"We":[51],"present":[52],"its":[53],"formal":[54],"specification":[55],"in":[56,86],"/spl":[57],"mu/CRL,":[58],"discuss":[60],"abstractions":[62],"that":[63],"were":[64,71],"made":[65],"avoid":[67],"state":[68],"explosion.":[69],"Requirements":[70],"formulated":[72],"checked":[75],"with":[76],"respect":[77],"several":[79],"configurations.":[80],"Our":[81],"revealed":[83],"two":[84],"errors":[85],"implementation.":[88]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}