{"id":"https://openalex.org/W2137446877","doi":"https://doi.org/10.1109/ipdps.2003.1213420","title":"Multi-paradigm framework for parallel image processing","display_name":"Multi-paradigm framework for parallel image processing","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2137446877","doi":"https://doi.org/10.1109/ipdps.2003.1213420","mag":"2137446877"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108388122","display_name":"David Johnston","orcid":null},"institutions":[{"id":"https://openalex.org/I110002522","display_name":"University of Essex","ror":"https://ror.org/02nkf1q06","country_code":"GB","type":"education","lineage":["https://openalex.org/I110002522"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"D. Johnston","raw_affiliation_strings":["Multimedia Architectures Laboratory, University of Essex, Colchester, Essex, UK","Multimedia Architectures Lab., Essex Univ., Colchester, UK"],"affiliations":[{"raw_affiliation_string":"Multimedia Architectures Laboratory, University of Essex, Colchester, Essex, UK","institution_ids":["https://openalex.org/I110002522"]},{"raw_affiliation_string":"Multimedia Architectures Lab., Essex Univ., Colchester, UK","institution_ids":["https://openalex.org/I110002522"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040334407","display_name":"Martin Fleury","orcid":"https://orcid.org/0000-0001-7039-9879"},"institutions":[{"id":"https://openalex.org/I110002522","display_name":"University of Essex","ror":"https://ror.org/02nkf1q06","country_code":"GB","type":"education","lineage":["https://openalex.org/I110002522"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M. Fleury","raw_affiliation_strings":["Multimedia Architectures Laboratory, University of Essex, Colchester, Essex, UK","Multimedia Architectures Lab., Essex Univ., Colchester, UK"],"affiliations":[{"raw_affiliation_string":"Multimedia Architectures Laboratory, University of Essex, Colchester, Essex, UK","institution_ids":["https://openalex.org/I110002522"]},{"raw_affiliation_string":"Multimedia Architectures Lab., Essex Univ., Colchester, UK","institution_ids":["https://openalex.org/I110002522"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108358824","display_name":"A.C. Downton","orcid":null},"institutions":[{"id":"https://openalex.org/I110002522","display_name":"University of Essex","ror":"https://ror.org/02nkf1q06","country_code":"GB","type":"education","lineage":["https://openalex.org/I110002522"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Downton","raw_affiliation_strings":["Multimedia Architectures Laboratory, University of Essex, Colchester, Essex, UK","Multimedia Architectures Lab., Essex Univ., Colchester, UK"],"affiliations":[{"raw_affiliation_string":"Multimedia Architectures Laboratory, University of Essex, Colchester, Essex, UK","institution_ids":["https://openalex.org/I110002522"]},{"raw_affiliation_string":"Multimedia Architectures Lab., Essex Univ., Colchester, UK","institution_ids":["https://openalex.org/I110002522"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108388122"],"corresponding_institution_ids":["https://openalex.org/I110002522"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17077938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":null,"first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.9138634204864502},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8409109115600586},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6119335889816284},{"id":"https://openalex.org/keywords/functional-programming","display_name":"Functional programming","score":0.5680679082870483},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5492576956748962},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5228981375694275},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5191968679428101},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.47058263421058655},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4689825177192688},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4432920813560486},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3994741439819336},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38036757707595825},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3545391261577606},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24222838878631592},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.112364262342453}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9138634204864502},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8409109115600586},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6119335889816284},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.5680679082870483},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5492576956748962},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5228981375694275},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5191968679428101},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.47058263421058655},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4689825177192688},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4432920813560486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3994741439819336},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38036757707595825},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3545391261577606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24222838878631592},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.112364262342453}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2003.1213420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213420","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.65.5627","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.65.5627","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://privatewww.essex.ac.uk/~fleum/pdvimv3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1482490768","https://openalex.org/W1512171345","https://openalex.org/W1514000065","https://openalex.org/W1563172092","https://openalex.org/W1578268413","https://openalex.org/W1699290409","https://openalex.org/W2036732554","https://openalex.org/W2044345450","https://openalex.org/W2114728910","https://openalex.org/W2123607340","https://openalex.org/W2141596547","https://openalex.org/W2589217375","https://openalex.org/W3144368627","https://openalex.org/W6630494015"],"related_works":["https://openalex.org/W2144573411","https://openalex.org/W2384231653","https://openalex.org/W588477263","https://openalex.org/W2131623151","https://openalex.org/W2354823813","https://openalex.org/W1876592433","https://openalex.org/W2990552897","https://openalex.org/W2083269738","https://openalex.org/W2297943345","https://openalex.org/W2160367103"],"abstract_inverted_index":{"A":[0],"software":[1],"framework":[2],"for":[3,54],"the":[4,24,30],"parallel":[5],"execution":[6],"of":[7],"sequential":[8],"programs":[9],"using":[10],"C++":[11],"classes":[12],"is":[13,20],"presented.":[14],"The":[15,33],"functional":[16],"language":[17],"Concurrent":[18],"ML":[19],"used":[21],"to":[22,28,43],"implement":[23],"underlying":[25],"harness":[26,35],"and":[27,50],"design":[29],"programming":[31],"interfaces.":[32],"hardware-independent":[34],"promises":[36],"a":[37],"composable":[38],"multi":[39],"paradigm,":[40],"unified":[41],"approach":[42],"parallelism":[44],"across":[45],"different":[46],"technologies:":[47],"PowerPC,":[48],"DSP":[49],"FPGA.":[51],"Performance":[52],"results":[53],"an":[55],"image":[56],"processing":[57],"case":[58],"study":[59],"are":[60],"given.":[61]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}