{"id":"https://openalex.org/W1530011161","doi":"https://doi.org/10.1109/ipdps.2003.1213417","title":"Performance evaluation of two emerging media processors: VIRAM and Imagine","display_name":"Performance evaluation of two emerging media processors: VIRAM and Imagine","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1530011161","doi":"https://doi.org/10.1109/ipdps.2003.1213417","mag":"1530011161"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075573393","display_name":"Sourav Chatterji","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Chatterji","raw_affiliation_strings":["Computer Science Division, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Division, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077782872","display_name":"Manikandan Narayanan","orcid":"https://orcid.org/0000-0002-8490-4087"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Narayanan","raw_affiliation_strings":["Computer Science Division, University of California, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Division, University of California, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090151651","display_name":"Jason Duell","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Duell","raw_affiliation_strings":["Computer Science Research Division, Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Research Division, Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113842004","display_name":"Leonid Oliker","orcid":"https://orcid.org/0000-0002-7923-2896"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Oliker","raw_affiliation_strings":["Computer Science Research Division, Lawrence Berkeley National Laboratory, Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Research Division, Lawrence Berkeley National Laboratory, Berkeley, CA, USA","institution_ids":["https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075573393"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":2.3697,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.87472269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"7","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8666123151779175},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6785370707511902},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.677488386631012},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6451635360717773},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6106570959091187},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5397558808326721},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.48997536301612854},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4559212327003479},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4409022629261017},{"id":"https://openalex.org/keywords/streaming-data","display_name":"Streaming data","score":0.4189406633377075},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38380664587020874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36103713512420654},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.13117092847824097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12392064929008484}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8666123151779175},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6785370707511902},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.677488386631012},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6451635360717773},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6106570959091187},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5397558808326721},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.48997536301612854},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4559212327003479},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4409022629261017},{"id":"https://openalex.org/C2777611316","wikidata":"https://www.wikidata.org/wiki/Q39045282","display_name":"Streaming data","level":2,"score":0.4189406633377075},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38380664587020874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36103713512420654},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.13117092847824097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12392064929008484},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2003.1213417","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213417","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt50x4x3hq","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/50x4x3hq","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:qt50x4x3hq","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/50x4x3hq","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Oliker, Leonid; Duell, Jason; Narayanan, Manikandan; & Chatterji, Sourav. (2003). Performance evaluation of two emerging media processors: VIRAM and \\nimagine. Lawrence Berkeley National Laboratory. Lawrence Berkeley National Laboratory: Lawrence Berkeley National Laboratory. Retrieved from: http://www.escholarship.org/uc/item/50x4x3hq","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320337547","display_name":"Laboratory Directed Research and Development","ror":"https://ror.org/01e41cf67"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1480928214","https://openalex.org/W1514057346","https://openalex.org/W1564901611","https://openalex.org/W1568192366","https://openalex.org/W1587952852","https://openalex.org/W1988425770","https://openalex.org/W2034147186","https://openalex.org/W2073260424","https://openalex.org/W2106248457","https://openalex.org/W2164431468","https://openalex.org/W2798909945","https://openalex.org/W6633991270","https://openalex.org/W6683832327"],"related_works":["https://openalex.org/W4387776140","https://openalex.org/W2622236720","https://openalex.org/W2900633867","https://openalex.org/W2132808802","https://openalex.org/W2107267576","https://openalex.org/W2145523143","https://openalex.org/W2055979713","https://openalex.org/W4386429908","https://openalex.org/W2913209769","https://openalex.org/W4288622708"],"abstract_inverted_index":{"This":[0],"work":[1],"presets":[2],"two":[3,110],"emerging":[4],"media":[5,120],"microprocessors,":[6],"VIRAM":[7,22],"and":[8,10,15,63,68,83,104],"Imagine,":[9],"compares":[11],"the":[12,91,97,101,105],"implementation":[13],"strategies":[14],"performance":[16,129],"results":[17,73],"of":[18,80,108],"these":[19,109],"unique":[20],"architectures.":[21],"is":[23,42,116],"a":[24,28,43,48,61,78,84],"complete":[25],"system":[26],"on":[27],"chip":[29],"which":[30],"uses":[31],"PIM":[32],"technology":[33],"to":[34,117],"combine":[35],"vector":[36],"processing":[37],"with":[38,47],"embedded":[39],"DRAM.":[40],"Imagine":[41],"programmable":[44],"streaming":[45],"architecture":[46],"specialized":[49],"memory":[50],"hierarchy":[51],"designed":[52],"for":[53,66,126],"computationally":[54,85],"intensive":[55,86],"data-parallel":[56],"codes.":[57],"First,":[58],"we":[59],"preset":[60],"simple":[62],"effective":[64],"approach":[65],"understanding":[67],"optimizing":[69],"vector/stream":[70],"applications.":[71],"Performance":[72],"are":[74],"then":[75],"presented":[76],"from":[77],"number":[79],"multimedia":[81],"benchmarks":[82],"scientific":[87],"kernel.":[88],"We":[89],"explore":[90],"complex":[92],"interactions":[93],"between":[94],"programming":[95],"paradigms,":[96],"architectural":[98],"support":[99],"at":[100],"ISA":[102],"level":[103],"underlying":[106],"microarchitecture":[107],"systems.":[111,130],"Our":[112],"long":[113],"term":[114],"goal":[115],"evaluate":[118],"leading":[119],"microprocessors":[121],"as":[122],"possible":[123],"building":[124],"blocks":[125],"future":[127],"high":[128]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}