{"id":"https://openalex.org/W1822867095","doi":"https://doi.org/10.1109/ipdps.2003.1213330","title":"HW/SW codesign of the MPEG-2 video decoder","display_name":"HW/SW codesign of the MPEG-2 video decoder","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1822867095","doi":"https://doi.org/10.1109/ipdps.2003.1213330","mag":"1822867095"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110923868","display_name":"M. Verderber","orcid":null},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":true,"raw_author_name":"M. Verderber","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","Fac. of Electr. Eng., Ljubljana Univ., , Slovenia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]},{"raw_affiliation_string":"Fac. of Electr. Eng., Ljubljana Univ., , Slovenia","institution_ids":["https://openalex.org/I153976015"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109219710","display_name":"Andrej \u017demva","orcid":null},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":false,"raw_author_name":"A. Zemva","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","Fac. of Electr. Eng., Ljubljana Univ., , Slovenia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]},{"raw_affiliation_string":"Fac. of Electr. Eng., Ljubljana Univ., , Slovenia","institution_ids":["https://openalex.org/I153976015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084820164","display_name":"Andrej Tro\u0161t","orcid":"https://orcid.org/0000-0001-9641-5806"},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":false,"raw_author_name":"A. Trost","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","Fac. of Electr. Eng., Ljubljana Univ., , Slovenia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]},{"raw_affiliation_string":"Fac. of Electr. Eng., Ljubljana Univ., , Slovenia","institution_ids":["https://openalex.org/I153976015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110923868"],"corresponding_institution_ids":["https://openalex.org/I153976015"],"apc_list":null,"apc_paid":null,"fwci":0.8413,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71998706,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"com 25","issue":null,"first_page":"7","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8393025398254395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7050541639328003},{"id":"https://openalex.org/keywords/video-decoder","display_name":"Video decoder","score":0.7027261257171631},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.641959547996521},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6107697486877441},{"id":"https://openalex.org/keywords/mpeg-4","display_name":"MPEG-4","score":0.556121826171875},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.555931806564331},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5420047640800476},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5232997536659241},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5037035346031189},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.48307064175605774},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.46176427602767944},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4563882350921631},{"id":"https://openalex.org/keywords/mpeg-2","display_name":"MPEG-2","score":0.4308854937553406},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3914293348789215},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24188458919525146}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8393025398254395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7050541639328003},{"id":"https://openalex.org/C2776580754","wikidata":"https://www.wikidata.org/wiki/Q25098614","display_name":"Video decoder","level":3,"score":0.7027261257171631},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.641959547996521},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6107697486877441},{"id":"https://openalex.org/C97501218","wikidata":"https://www.wikidata.org/wiki/Q219763","display_name":"MPEG-4","level":3,"score":0.556121826171875},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.555931806564331},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5420047640800476},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5232997536659241},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5037035346031189},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.48307064175605774},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.46176427602767944},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4563882350921631},{"id":"https://openalex.org/C18446390","wikidata":"https://www.wikidata.org/wiki/Q273902","display_name":"MPEG-2","level":2,"score":0.4308854937553406},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3914293348789215},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24188458919525146},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2003.1213330","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213330","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1485687751","https://openalex.org/W1544057354","https://openalex.org/W2018843564","https://openalex.org/W2105815873","https://openalex.org/W2139138778","https://openalex.org/W2152011769","https://openalex.org/W2170465853","https://openalex.org/W4251880635","https://openalex.org/W6632655582","https://openalex.org/W6676245148"],"related_works":["https://openalex.org/W2023452106","https://openalex.org/W1966690211","https://openalex.org/W2097330922","https://openalex.org/W2167799242","https://openalex.org/W2351326916","https://openalex.org/W2507780640","https://openalex.org/W2077233079","https://openalex.org/W2312443315","https://openalex.org/W2391909979","https://openalex.org/W2141755435"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,43],"propose":[4],"an":[5,97],"optimized":[6],"real-time":[7],"MPEG-2":[8,34,67],"video":[9],"decoder.":[10,35],"The":[11,54,66],"decoder":[12,68,92],"has":[13,75,93],"been":[14,76,94],"implemented":[15,85],"in":[16,59,78,86],"one":[17],"FPGA":[18],"device":[19],"as":[20],"a":[21,62],"HW/SW":[22],"partitioned":[23],"system.":[24],"We":[25],"made":[26],"timing":[27],"power-consumption":[28],"analysis":[29],"and":[30,51,84],"optimization":[31],"of":[32,39,48],"the":[33,37,40,49,91],"On":[36],"basis":[38],"achieved":[41],"results,":[42],"decided":[44],"on":[45,96],"hardware":[46,81],"implementation":[47],"IDCT":[50,71],"VLD":[52,73],"algorithms.":[53],"remaining":[55],"parts":[56],"were":[57],"realized":[58],"software":[60],"with":[61],"32-bit":[63],"RISC":[64],"processor.":[65],"(RISC":[69],"processor,":[70],"core,":[72],"core)":[74],"described":[77],"high-level":[79],"Verilog/VHDL":[80],"description":[82],"language":[83],"Virtex":[87],"1600E":[88],"FPGA.":[89],"Finally,":[90],"tested":[95],"industrial":[98],"prototyping":[99],"board.":[100]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}