{"id":"https://openalex.org/W1760305469","doi":"https://doi.org/10.1109/ipdps.2003.1213326","title":"Remote and partial reconfiguration of FPGAs: tools and trends","display_name":"Remote and partial reconfiguration of FPGAs: tools and trends","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1760305469","doi":"https://doi.org/10.1109/ipdps.2003.1213326","mag":"1760305469"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011155534","display_name":"Diana Mesquita","orcid":"https://orcid.org/0000-0003-3896-6348"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"D. Mesquita","raw_affiliation_strings":["LIRMM, Universite Montpellier II, Montpellier, France","LIRMM, Univ. de Montpellier II, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, Universite Montpellier II, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"]},{"raw_affiliation_string":"LIRMM, Univ. de Montpellier II, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025418231","display_name":"Fernando Moraes","orcid":"https://orcid.org/0000-0001-6126-6847"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"F. Moraes","raw_affiliation_strings":["Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]"],"affiliations":[{"raw_affiliation_string":"Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085232659","display_name":"Jos\u00e9 Carlos Palma","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"J. Palma","raw_affiliation_strings":["Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]"],"affiliations":[{"raw_affiliation_string":"Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113508004","display_name":"Leandro M\u00f6ller","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. Moller","raw_affiliation_strings":["Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]"],"affiliations":[{"raw_affiliation_string":"Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"N. Calazans","raw_affiliation_strings":["Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]"],"affiliations":[{"raw_affiliation_string":"Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"[Pontifi\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Rio Grande do Sul, Brazil]","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011155534"],"corresponding_institution_ids":["https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":7.3946,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.97572579,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9626537561416626},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9256817102432251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.729476809501648},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5781709551811218},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5704364776611328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5533016324043274},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5532521605491638}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9626537561416626},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9256817102432251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.729476809501648},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5781709551811218},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5704364776611328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5533016324043274},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5532521605491638},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/ipdps.2003.1213326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.80.2807","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.80.2807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.lirmm.fr/~mesquita/mesquitaLIRMM/docs/mesquitaRAW03.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.919.804","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.919.804","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Fernando_Moraes3/publication/232640153_Remote_and_Partial_Reconfiguration_of_FPGAs_Tools_and_Trends/links/0c96051793301bf5e9000000.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.923.9591","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.923.9591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Ney_Calazans/publication/232640153_Remote_and_Partial_Reconfiguration_of_FPGAs_Tools_and_Trends/links/00b49531858dc83a12000000.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.928.8792","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.928.8792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Ney_Calazans/publication/232640153_Remote_and_Partial_Reconfiguration_of_FPGAs_Tools_and_Trends/links/0deec52c2e15ae9f2a000000.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W168526400","https://openalex.org/W172049653","https://openalex.org/W1522421153","https://openalex.org/W1932341964","https://openalex.org/W1974169079","https://openalex.org/W2013799307","https://openalex.org/W2024415338","https://openalex.org/W2028922196","https://openalex.org/W2083868341","https://openalex.org/W2090068045","https://openalex.org/W2101128924","https://openalex.org/W2109918961","https://openalex.org/W2110292316","https://openalex.org/W2116345141","https://openalex.org/W2122068936","https://openalex.org/W2135050419","https://openalex.org/W2138155501","https://openalex.org/W2150405043","https://openalex.org/W2158610871","https://openalex.org/W2168244800","https://openalex.org/W2171439655","https://openalex.org/W4250486818","https://openalex.org/W4252797350","https://openalex.org/W6607026121","https://openalex.org/W6631199473","https://openalex.org/W6676353802"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W1760305469"],"abstract_inverted_index":{"This":[0,14],"work":[1],"describes":[2],"the":[3,26,31,47,80,112,115],"implementation":[4],"of":[5,28,35,50,66,111],"digital":[6],"reconfigurable":[7],"systems":[8],"(DRS)":[9],"using":[10,121],"commercial":[11,52],"FPGA":[12,53,76,97],"devices.":[13],"paper":[15,113],"has":[16],"three":[17],"main":[18,109],"goals.":[19],"The":[20,39,58,108],"first":[21],"one":[22],"is":[23,42,61,114],"to":[24,43,62,84,95,118],"present":[25,44,63],"trend":[27],"DRS,":[29],"highlighting":[30],"problems":[32],"and":[33,70],"solutions":[34],"each":[36],"DRS":[37,56],"generation.":[38],"second":[40],"goal":[41,60],"in":[45,124],"detail":[46],"configuration":[48],"architecture":[49,104],"a":[51,64,85],"family":[54],"allowing":[55],"implementation.":[57],"last":[59],"set":[65],"tools":[67,81],"for":[68,74],"remote":[69],"partial":[71,106,122],"reconfiguration":[72,123],"developed":[73],"this":[75],"family.":[77],"Even":[78],"though":[79],"are":[82],"targeted":[83],"specific":[86],"device,":[87],"their":[88],"building":[89],"principles":[90],"may":[91],"easily":[92],"be":[93],"adapted":[94],"other":[96],"families,":[98],"if":[99],"they":[100],"have":[101],"an":[102],"internal":[103],"enabling":[105],"reconfiguration.":[107],"contribution":[110],"tool-set":[116],"proposed":[117],"manipulate":[119],"cores":[120],"existing":[125],"FPGA.":[126]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}