{"id":"https://openalex.org/W1651991694","doi":"https://doi.org/10.1109/ipdps.2003.1213323","title":"CREC: a novel reconfigurable computing design methodology","display_name":"CREC: a novel reconfigurable computing design methodology","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1651991694","doi":"https://doi.org/10.1109/ipdps.2003.1213323","mag":"1651991694"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030846791","display_name":"Octavian Cre\u0163","orcid":"https://orcid.org/0000-0002-6657-634X"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"O. Cret","raw_affiliation_strings":["Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]},{"raw_affiliation_string":"Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066149117","display_name":"Kinga Kov\u00e1csn\u00e9 Pusztai","orcid":"https://orcid.org/0000-0002-2300-2231"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"K. Pusztai","raw_affiliation_strings":["Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]},{"raw_affiliation_string":"Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042712140","display_name":"Cristian Vancea","orcid":"https://orcid.org/0000-0003-0270-1962"},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"C. Vancea","raw_affiliation_strings":["Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]},{"raw_affiliation_string":"Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000167101","display_name":"B. Szente","orcid":null},"institutions":[{"id":"https://openalex.org/I158333966","display_name":"Technical University of Cluj-Napoca","ror":"https://ror.org/03r8nwp71","country_code":"RO","type":"education","lineage":["https://openalex.org/I158333966"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"B. Szente","raw_affiliation_strings":["Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Technical University of Cluj Napoca, Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]},{"raw_affiliation_string":"Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania","institution_ids":["https://openalex.org/I158333966"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I158333966"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"6","issue":null,"first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444051742553711},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7117534279823303},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6356629729270935},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5922221541404724},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5478678345680237},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5087218880653381},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.49610432982444763},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46596601605415344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.449320912361145},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44561201333999634},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3846821188926697},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24042141437530518}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444051742553711},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7117534279823303},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6356629729270935},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5922221541404724},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5478678345680237},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5087218880653381},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.49610432982444763},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46596601605415344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.449320912361145},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44561201333999634},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3846821188926697},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24042141437530518},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2003.1213323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1561770367","https://openalex.org/W1792545593","https://openalex.org/W1830708738","https://openalex.org/W1886625815","https://openalex.org/W1887556625","https://openalex.org/W2025787141","https://openalex.org/W2083868341","https://openalex.org/W2142490124","https://openalex.org/W2150405043","https://openalex.org/W2151315618","https://openalex.org/W2165099691","https://openalex.org/W4239654162","https://openalex.org/W4285719527","https://openalex.org/W6638478215","https://openalex.org/W6682481782"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W1612076744","https://openalex.org/W2152074211"],"abstract_inverted_index":{"The":[0,39,60,78,98],"main":[1,40],"research":[2],"done":[3],"in":[4,83,94],"the":[5,43,49,54,65,70,103],"field":[6],"of":[7,42,56,114,127],"reconfigurable":[8,28],"computing":[9],"was":[10],"oriented":[11],"towards":[12],"applications":[13,115],"involving":[14],"low":[15],"granularity":[16],"operations":[17],"and":[18,68],"high":[19,119],"intrinsic":[20,120],"parallelism.":[21],"CREC":[22,44,61,91,105],"is":[23,32,46,81,92],"an":[24,95],"original,":[25],"low-cost":[26],"general-purpose":[27,104],"computer":[29],"whose":[30],"architecture":[31,52,80],"generated":[33,86],"through":[34],"a":[35,88,111],"hardware/software":[36],"codesign":[37],"process.":[38],"idea":[41],"system":[45,106],"to":[47],"generate":[48],"best-suited":[50],"hardware":[51,71,79],"for":[53,110],"execution":[55,76],"each":[57],"software":[58],"application.":[59],"parallel":[62],"compiler":[63],"parses":[64],"source":[66],"code":[67],"generates":[69],"architecture,":[72],"based":[73],"on":[74],"multiple":[75],"units.":[77],"described":[82],"VHDL":[84],"code,":[85],"by":[87,102],"program.":[89],"Finally,":[90],"implemented":[93],"FPGA":[96],"device.":[97],"great":[99],"flexibility":[100],"offered":[101],"makes":[107],"it":[108],"interesting":[109],"wide":[112],"class":[113],"that":[116],"mainly":[117],"involve":[118],"parallelism,":[121],"but":[122],"also":[123],"any":[124],"other":[125],"kinds":[126],"computations.":[128]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}