{"id":"https://openalex.org/W2119501389","doi":"https://doi.org/10.1109/ipdps.2003.1213321","title":"System-level modeling of dynamically reconfigurable hardware with SystemC","display_name":"System-level modeling of dynamically reconfigurable hardware with SystemC","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2119501389","doi":"https://doi.org/10.1109/ipdps.2003.1213321","mag":"2119501389"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110217167","display_name":"A. Pelkonen","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"A. Pelkonen","raw_affiliation_strings":["VTT Electronics, Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT Electronics, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108075591","display_name":"K. Masselos","orcid":null},"institutions":[{"id":"https://openalex.org/I86100027","display_name":"Intracom Telecom (Greece)","ror":"https://ror.org/04npy5k94","country_code":"GR","type":"company","lineage":["https://openalex.org/I86100027"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Masselos","raw_affiliation_strings":["INTRACOM S.A., Attika, Greece"],"affiliations":[{"raw_affiliation_string":"INTRACOM S.A., Attika, Greece","institution_ids":["https://openalex.org/I86100027"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042247883","display_name":"M. Cupak","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"M. Cupak","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110217167"],"corresponding_institution_ids":["https://openalex.org/I87653560"],"apc_list":null,"apc_paid":null,"fwci":5.2818,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.95669676,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9475289583206177},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8589431047439575},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7906700372695923},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6487884521484375},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.646310031414032},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6392902135848999},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6377993822097778},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6262400150299072},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6229504346847534},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5982198119163513},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5898589491844177},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5646942257881165},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5411955118179321},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.49913978576660156},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4604831635951996},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.43784910440444946},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18504762649536133}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9475289583206177},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8589431047439575},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7906700372695923},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6487884521484375},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.646310031414032},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6392902135848999},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6377993822097778},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6262400150299072},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6229504346847534},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5982198119163513},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5898589491844177},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5646942257881165},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5411955118179321},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.49913978576660156},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4604831635951996},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.43784910440444946},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18504762649536133},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2003.1213321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213321","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.531.4749","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.531.4749","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.scarpaz.com/2100-papers/systemc/01213321.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1975085273","https://openalex.org/W2025787141","https://openalex.org/W2114767355","https://openalex.org/W2115294662","https://openalex.org/W2121863986","https://openalex.org/W2140321074","https://openalex.org/W2145622053","https://openalex.org/W2155481891","https://openalex.org/W4239654162","https://openalex.org/W4244062578","https://openalex.org/W6825444808"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W2059569687","https://openalex.org/W1996984607","https://openalex.org/W2159088510","https://openalex.org/W2548514518","https://openalex.org/W2170029576","https://openalex.org/W2975035977","https://openalex.org/W2579932084","https://openalex.org/W2146455550","https://openalex.org/W2082608515"],"abstract_inverted_index":{"To":[0],"cope":[1],"with":[2],"the":[3,70,87,95,104,112,116,127,130,134],"increasing":[4],"demand":[5],"for":[6,63],"higher":[7],"computational":[8],"power":[9],"and":[10,46,109],"flexibility,":[11],"dynamically":[12,66],"reconfigurable":[13,67,96],"blocks":[14,68],"have":[15,25],"become":[16],"an":[17,41,138],"important":[18],"part":[19],"inside":[20],"a":[21,34,54,61,83],"system-on-chip.":[22],"Several":[23],"methods":[24],"been":[26],"proposed":[27],"to":[28,43,53,120,132,137],"incorporate":[29],"their":[30],"reconfiguration":[31],"aspects":[32],"into":[33],"design":[35,123,135],"flow.":[36],"They":[37],"all":[38],"lack":[39],"either":[40],"interface":[42],"commercially":[44],"available":[45],"industrially":[47],"used":[48],"tools":[49],"or":[50,57],"are":[51],"restricted":[52],"single":[55],"vendor":[56],"technology":[58,140],"environment.":[59],"Therefore":[60],"methodology":[62,117],"modeling":[64],"of":[65,86,107],"at":[69,126],"system-level":[71],"using":[72],"SystemC":[73],"2.0":[74],"is":[75,80],"presented.":[76],"The":[77],"high-level":[78],"model":[79],"based":[81],"on":[82,94],"multi-context":[84],"representation":[85],"different":[88,99],"functionalities":[89],"that":[90],"will":[91],"be":[92],"mapped":[93],"block":[97],"during":[98],"run-time":[100],"periods.":[101],"By":[102],"specifying":[103],"estimated":[105],"times":[106],"context-switching":[108],"active-running":[110],"in":[111],"selected":[113],"functionality":[114],"modes,":[115],"allows":[118],"us":[119],"do":[121],"true":[122],"space":[124],"exploration":[125],"system-level,":[128],"without":[129],"need":[131],"map":[133],"first":[136],"actual":[139],"implementation.":[141]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}
