{"id":"https://openalex.org/W1761757478","doi":"https://doi.org/10.1109/ipdps.2003.1213319","title":"Dependability analysis: a new application for run-time reconfiguration","display_name":"Dependability analysis: a new application for run-time reconfiguration","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1761757478","doi":"https://doi.org/10.1109/ipdps.2003.1213319","mag":"1761757478"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108087265","display_name":"R\u00e9gis Leveugle","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"R. Leveugle","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032003104","display_name":"L. Antoni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Antoni","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble, France"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041198654","display_name":"B\u00e9la Feh\u00e9r","orcid":null},"institutions":[{"id":"https://openalex.org/I3131446353","display_name":"Andr\u00e1ssy University Budapest","ror":"https://ror.org/05xezqk59","country_code":"HU","type":"education","lineage":["https://openalex.org/I3131446353"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"B. Feher","raw_affiliation_strings":["Department of Measurement and Information Systems, Budapest University\uc2a0of\uc2a0Technology\uc2a0and\uc2a0Economics, Hungary","Techniques of Informatics and Microelectronics for integrated systems Architecture"],"affiliations":[{"raw_affiliation_string":"Department of Measurement and Information Systems, Budapest University\uc2a0of\uc2a0Technology\uc2a0and\uc2a0Economics, Hungary","institution_ids":["https://openalex.org/I3131446353"]},{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for integrated systems Architecture","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108087265"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.6739,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70132896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.925341010093689},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8825851678848267},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8572359085083008},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.7046575546264648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6910768747329712},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6050668358802795},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5447427034378052},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5356751084327698},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5347712635993958},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5018625259399414},{"id":"https://openalex.org/keywords/transient-analysis","display_name":"Transient analysis","score":0.41271230578422546},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40338921546936035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1665620505809784},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09164535999298096},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07477623224258423},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07404348254203796},{"id":"https://openalex.org/keywords/transient-response","display_name":"Transient response","score":0.07009217143058777}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.925341010093689},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8825851678848267},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8572359085083008},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.7046575546264648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6910768747329712},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6050668358802795},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5447427034378052},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5356751084327698},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5347712635993958},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5018625259399414},{"id":"https://openalex.org/C2989121073","wikidata":"https://www.wikidata.org/wiki/Q1309019","display_name":"Transient analysis","level":3,"score":0.41271230578422546},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40338921546936035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1665620505809784},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09164535999298096},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07477623224258423},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07404348254203796},{"id":"https://openalex.org/C85761212","wikidata":"https://www.wikidata.org/wiki/Q1974593","display_name":"Transient response","level":2,"score":0.07009217143058777},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2003.1213319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00015038v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00015038","pdf_url":null,"source":{"id":"https://openalex.org/S4406922461","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings-International-Parallel-and-Distributed-Processing-Symposium, 2003, Nice, France. 7 pp., ⟨10.1109/IPDPS.2003.1213319⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1908654170","https://openalex.org/W1912583643","https://openalex.org/W2098513789","https://openalex.org/W2129998589","https://openalex.org/W2131180406","https://openalex.org/W2131856990","https://openalex.org/W2133687702","https://openalex.org/W2135764108","https://openalex.org/W2145706762","https://openalex.org/W4229995190","https://openalex.org/W4235799760","https://openalex.org/W4297874118","https://openalex.org/W6843198236"],"related_works":["https://openalex.org/W3018727313","https://openalex.org/W2373958571","https://openalex.org/W1526253314","https://openalex.org/W1864358311","https://openalex.org/W2163463765","https://openalex.org/W2007562802","https://openalex.org/W1994651680","https://openalex.org/W4246700523","https://openalex.org/W4379620210","https://openalex.org/W2897457454"],"abstract_inverted_index":{"The":[0],"probability":[1],"of":[2,17,30,45],"faults,":[3,7],"and":[4,67,72],"especially":[5],"transient":[6],"occurring":[8],"in":[9],"the":[10,15,18,27,34,41,46],"field":[11],"is":[12,62],"increasing":[13],"with":[14],"evolutions":[16],"CMOS":[19],"technologies.":[20],"It":[21],"becomes":[22],"therefore":[23],"crucial":[24],"to":[25],"predict":[26],"potential":[28],"consequences":[29],"such":[31],"faults":[32],"on":[33,40,65,75],"applications.":[35],"Fault":[36],"injection":[37],"techniques":[38],"based":[39,64],"high":[42],"level":[43],"descriptions":[44],"circuits":[47],"have":[48],"been":[49],"proposed":[50],"for":[51],"an":[52],"early":[53],"dependability":[54],"analysis.":[55],"In":[56],"this":[57],"paper,":[58],"a":[59,76],"new":[60],"approach":[61],"proposed,":[63],"emulation":[66],"run-time":[68],"reconfiguration.":[69],"Performance":[70],"evaluations":[71],"practical":[73],"experiments":[74],"Virtex":[77],"development":[78],"board":[79],"are":[80],"reported.":[81]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}