{"id":"https://openalex.org/W1670159958","doi":"https://doi.org/10.1109/ipdps.2003.1213313","title":"Massively parallel wireless reconfigurable processor architecture and programming","display_name":"Massively parallel wireless reconfigurable processor architecture and programming","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W1670159958","doi":"https://doi.org/10.1109/ipdps.2003.1213313","mag":"1670159958"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049635025","display_name":"Konstantinos Sarrigeorgidis","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"K. Sarrigeorgidis","raw_affiliation_strings":["Berkeley Wireless Research Center, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088933304","display_name":"Jan M. Rabaey","orcid":"https://orcid.org/0000-0001-6290-4855"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Rabaey","raw_affiliation_strings":["Berkeley Wireless Research Center, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049635025"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8486,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84142474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"44","issue":null,"first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8235145807266235},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6626930832862854},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5510686635971069},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.49478477239608765},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48953160643577576},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4785202741622925},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4577791094779968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4413689374923706},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4282432198524475},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.41747233271598816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20045679807662964},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12015622854232788},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10598322749137878}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8235145807266235},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6626930832862854},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5510686635971069},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.49478477239608765},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48953160643577576},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4785202741622925},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4577791094779968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4413689374923706},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4282432198524475},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.41747233271598816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20045679807662964},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12015622854232788},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10598322749137878}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2003.1213313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.147.4300","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.147.4300","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infopad.eecs.berkeley.edu/Publications/2003/presentations/Jan/Conference_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W1481838731","https://openalex.org/W1492221128","https://openalex.org/W1900169287","https://openalex.org/W1999542175","https://openalex.org/W2043586482","https://openalex.org/W2044066308","https://openalex.org/W2110562101","https://openalex.org/W2123765862","https://openalex.org/W2347051743","https://openalex.org/W2995746888","https://openalex.org/W6628699214","https://openalex.org/W6639814726","https://openalex.org/W6676593147"],"related_works":["https://openalex.org/W2102735377","https://openalex.org/W4312120449","https://openalex.org/W1493006848","https://openalex.org/W4386869637","https://openalex.org/W2125855853","https://openalex.org/W4245652312","https://openalex.org/W2169880332","https://openalex.org/W4387251174","https://openalex.org/W3009555776","https://openalex.org/W2099305970"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,106],"massively":[3],"parallel":[4],"reconfigurable":[5],"processor":[6,28],"architecture":[7,29,103],"targetted":[8],"for":[9,23],"the":[10,27,37,41,51,65,71,75,81,96,101,109],"implementation":[11],"of":[12,40,74,100,108],"advanced":[13],"wireless":[14],"communication":[15],"algorithms":[16],"featuring":[17],"matrix":[18],"computations.":[19],"A":[20],"design":[21,33,90],"methodology":[22],"programming":[24],"and":[25,50,61,89],"configuring":[26],"is":[30,36,48,56,59,87],"developed.":[31],"The":[32,45,68],"entry":[34],"point":[35],"space":[38],"representation":[39],"algorithm":[42],"in":[43,80],"Simulink.":[44],"Simulink":[46],"description":[47],"parsed":[49],"algorithm's":[52],"dependence":[53],"flow":[54],"graph":[55],"derived,":[57,88],"which":[58],"scheduled":[60],"space-time":[62],"mapped":[63],"onto":[64],"proposed":[66,76,102],"architecture.":[67,82],"compiler":[69],"reconfigures":[70],"switch":[72],"boxes":[73],"hierarchical":[77],"interconnection":[78],"network":[79],"An":[83],"energy":[84,98],"consumption":[85],"model":[86],"examples":[91],"are":[92],"provided":[93],"that":[94],"demonstrate":[95],"enhanced":[97],"efficiency":[99],"compared":[104],"to":[105],"state":[107],"art":[110],"programmable":[111],"DSP.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}