{"id":"https://openalex.org/W2128377351","doi":"https://doi.org/10.1109/ipdps.2003.1213178","title":"Hierarchical clustered register file organization for VLIW processors","display_name":"Hierarchical clustered register file organization for VLIW processors","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2128377351","doi":"https://doi.org/10.1109/ipdps.2003.1213178","mag":"2128377351"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/104060","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025150299","display_name":"Javier Zalamea","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J. Zalamea","raw_affiliation_strings":["Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain"],"affiliations":[{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046557938","display_name":"Josep Llosa","orcid":"https://orcid.org/0000-0001-7740-3148"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Llosa","raw_affiliation_strings":["Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain"],"affiliations":[{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075755125","display_name":"Eduard Ayguad\u00e9","orcid":"https://orcid.org/0000-0002-5146-103X"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Ayguade","raw_affiliation_strings":["Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain"],"affiliations":[{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020844763","display_name":"Mateo Valero","orcid":"https://orcid.org/0000-0003-2917-2482"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Valero","raw_affiliation_strings":["Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain"],"affiliations":[{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universitat Polilt\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d'Arquitectura de Computadors, Universita Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025150299"],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":2.4907,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.9099596,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"ii","issue":null,"first_page":"10","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9697433710098267},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.866544246673584},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7537068128585815},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6863979697227478},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4970298111438751},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.4649440348148346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45072248578071594},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.4246494174003601},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3508380949497223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23663198947906494},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.19592320919036865},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.08895140886306763}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9697433710098267},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.866544246673584},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7537068128585815},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6863979697227478},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4970298111438751},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.4649440348148346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45072248578071594},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.4246494174003601},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3508380949497223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23663198947906494},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.19592320919036865},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.08895140886306763},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ipdps.2003.1213178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.76.9449","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.76.9449","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://people.ac.upc.es/eduard/papers/paper_c24.pdf.gz","raw_type":"text"},{"id":"pmh:oai:upcommons.upc.edu:2117/104060","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/104060","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/104060","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/104060","pdf_url":null,"source":{"id":"https://openalex.org/S4210207057","display_name":"QRU Quaderns de Recerca en Urbanisme","issn_l":"2014-9689","issn":["2014-9689","2385-6777"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/P4310322448","host_organization_name":"Q71272178","host_organization_lineage":["https://openalex.org/P4310322448"],"host_organization_lineage_names":["Q71272178"],"type":"journal"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[{"score":0.5,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W90084074","https://openalex.org/W1543498839","https://openalex.org/W1899165969","https://openalex.org/W1963718362","https://openalex.org/W2063255488","https://openalex.org/W2066670963","https://openalex.org/W2069173777","https://openalex.org/W2072480015","https://openalex.org/W2075137135","https://openalex.org/W2078239989","https://openalex.org/W2087256755","https://openalex.org/W2089363288","https://openalex.org/W2103078980","https://openalex.org/W2106869099","https://openalex.org/W2106879355","https://openalex.org/W2107139334","https://openalex.org/W2110549003","https://openalex.org/W2111880608","https://openalex.org/W2112324761","https://openalex.org/W2121398690","https://openalex.org/W2123412205","https://openalex.org/W2127218465","https://openalex.org/W2128221687","https://openalex.org/W2138351227","https://openalex.org/W2139802090","https://openalex.org/W2140311411","https://openalex.org/W2141871961","https://openalex.org/W2144481293","https://openalex.org/W2148051985","https://openalex.org/W2157758640","https://openalex.org/W2159324394","https://openalex.org/W2242293693","https://openalex.org/W2295099251","https://openalex.org/W2543996155","https://openalex.org/W2608100774","https://openalex.org/W2896839916","https://openalex.org/W3147835733","https://openalex.org/W3163711330","https://openalex.org/W4231801317","https://openalex.org/W4232919122","https://openalex.org/W4233676330","https://openalex.org/W4233819896","https://openalex.org/W4240046008","https://openalex.org/W4240165549","https://openalex.org/W4242172296","https://openalex.org/W4242383623","https://openalex.org/W4245021564","https://openalex.org/W4251051882","https://openalex.org/W4253421865","https://openalex.org/W6667583721","https://openalex.org/W6673006336","https://openalex.org/W6676111738","https://openalex.org/W6682005402","https://openalex.org/W6793159789"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W4236818014","https://openalex.org/W2111377238","https://openalex.org/W2123715095","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W2581286023","https://openalex.org/W1942542608","https://openalex.org/W2054117411"],"abstract_inverted_index":{"Technology":[0],"projections":[1],"indicate":[2],"that":[3,35,56,119,142,176],"wire":[4,20],"delays":[5,21],"will":[6],"become":[7],"one":[8,72],"of":[9,37,166],"the":[10,38,104,136,151,164],"biggest":[11],"constraints":[12],"in":[13,69],"future":[14],"microprocessor":[15],"designs.":[16],"To":[17],"avoid":[18],"long":[19,24],"and":[22,132,168,179],"therefore":[23],"cycle":[25,160],"times,":[26],"processor":[27],"cores":[28,55],"must":[29],"be":[30],"partitioned":[31],"into":[32],"components":[33],"so":[34],"most":[36],"communication":[39,127],"is":[40,154],"done":[41,102],"locally.":[42],"In":[43,162],"this":[44],"paper,":[45],"we":[46],"propose":[47],"a":[48,60,74,87,114,158,171],"novel":[49,115],"register":[50,62,78,82,91,107,130],"file":[51,63],"organization":[52],"for":[53,135],"VLIW":[54],"combines":[57],"clustering":[58,167],"with":[59,73],"hierarchical":[61],"organization.":[64,138],"Functional":[65],"units":[66],"are":[67,84,101,146],"organized":[68],"clusters,":[70],"each":[71],"local":[75,81],"first":[76],"level":[77,90,106],"file.":[79,108],"The":[80,139],"files":[83],"connected":[85],"to":[86,96,148,157],"global":[88],"second":[89,105],"file,":[92],"which":[93],"provides":[94,170],"access":[95],"memory.":[97],"All":[98],"intercluster":[99],"communications":[100],"through":[103],"This":[109],"paper":[110],"also":[111],"proposes":[112],"MIRS-HC,":[113],"modulo":[116],"scheduling":[117],"technique":[118],"simultaneously":[120],"performs":[121,129],"instruction":[122],"scheduling,":[123],"cluster":[124],"selection,":[125],"inserts":[126],"operations,":[128],"allocation":[131],"spill":[133],"insertion":[134],"proposed":[137],"results":[140],"show":[141],"although":[143],"more":[144],"cycles":[145],"required":[147],"execute":[149],"applications,":[150],"execution":[152],"time":[153],"reduced":[155],"due":[156],"shorter":[159],"time.":[161],"addition,":[163],"combination":[165],"hierarchy":[169],"larger":[172],"design":[173],"exploration":[174],"space":[175],"trades-off":[177],"performance":[178],"technology":[180],"requirements.":[181]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}