{"id":"https://openalex.org/W2151384504","doi":"https://doi.org/10.1109/ipdps.2003.1213087","title":"So many states, so little time: verifying memory coherence in the Cray X1","display_name":"So many states, so little time: verifying memory coherence in the Cray X1","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2151384504","doi":"https://doi.org/10.1109/ipdps.2003.1213087","mag":"2151384504"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015385537","display_name":"Dennis Abts","orcid":"https://orcid.org/0009-0007-7108-9013"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"D. Abts","raw_affiliation_strings":["Cray, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108224424","display_name":"Stephen Scott","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Scott","raw_affiliation_strings":["Cray, Inc., Chippewa Falls, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cray, Inc., Chippewa Falls, WI, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090091276","display_name":"David J. Lilja","orcid":"https://orcid.org/0000-0003-3785-8206"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Lilja","raw_affiliation_strings":["Electrical and Computer Engineering, Minnesota Supercomputing Institute, University of Minnesota, Minneapolis, MI, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Minnesota Supercomputing Institute, University of Minnesota, Minneapolis, MI, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5015385537"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1821,"has_fulltext":false,"cited_by_count":83,"citation_normalized_percentile":{"value":0.87531454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"10","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8798185586929321},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.7429956197738647},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7045340538024902},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.6910333037376404},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.5182373523712158},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.5112342834472656},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.49405577778816223},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4538390338420868},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4536941349506378},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4322913587093353},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.41723811626434326},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3547072112560272},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32599836587905884},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.30657774209976196},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.2612670361995697},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.202077716588974}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8798185586929321},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.7429956197738647},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7045340538024902},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.6910333037376404},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.5182373523712158},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.5112342834472656},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.49405577778816223},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4538390338420868},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4536941349506378},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4322913587093353},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.41723811626434326},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3547072112560272},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32599836587905884},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.30657774209976196},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2612670361995697},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.202077716588974},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2003.1213087","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213087","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W953200356","https://openalex.org/W1503170978","https://openalex.org/W1555915743","https://openalex.org/W1613336034","https://openalex.org/W1769402780","https://openalex.org/W1850405760","https://openalex.org/W1975079715","https://openalex.org/W2003081193","https://openalex.org/W2050487400","https://openalex.org/W2054739713","https://openalex.org/W2063124005","https://openalex.org/W2069984295","https://openalex.org/W2097465082","https://openalex.org/W2100720297","https://openalex.org/W2114658430","https://openalex.org/W2116989825","https://openalex.org/W2148887883","https://openalex.org/W2149518642","https://openalex.org/W2158610871","https://openalex.org/W2170846240","https://openalex.org/W2176864362","https://openalex.org/W2504970588","https://openalex.org/W2538478261","https://openalex.org/W2538486118","https://openalex.org/W2725179571","https://openalex.org/W2767665567","https://openalex.org/W2999610704","https://openalex.org/W6651190088"],"related_works":["https://openalex.org/W4285204597","https://openalex.org/W2290195868","https://openalex.org/W3193874149","https://openalex.org/W2139534474","https://openalex.org/W2584505417","https://openalex.org/W2290179447","https://openalex.org/W2123859627","https://openalex.org/W2057019356","https://openalex.org/W1993010599","https://openalex.org/W3139889547"],"abstract_inverted_index":{"This":[0,76],"paper":[1],"investigates":[2],"a":[3,8,17,47,68],"complexity-effective":[4],"technique":[5],"for":[6,67],"verifying":[7],"highly":[9],"distributed":[10],"directory-based":[11],"cache":[12,37,109],"coherence":[13,38,89,110],"protocol.":[14],"We":[15],"develop":[16],"novel":[18],"approach":[19,46,77,100,118],"called":[20],"\"witness":[21],"strings\"":[22],"that":[23,83],"combines":[24],"both":[25],"formal":[26,48],"and":[27,40,60,125],"informal":[28],"verification":[29],"methods":[30],"to":[31,62,80,92,106],"expose":[32],"design":[33],"errors":[34,124,129],"within":[35],"the":[36,57,64,72,84,88,93,108,113,132,136],"protocol":[39,90,111,123],"its":[41],"Verilog":[42,74,137],"implementation.":[43,75,138],"In":[44],"this":[45,99,117],"execution":[49],"trace":[50],"is":[51,101],"extracted":[52],"during":[53],"model":[54,59],"checking":[55],"of":[56,71,87,98,112],"architectural":[58,94,122],"re-encoded":[61],"provide":[63],"input":[65],"stimulus":[66],"logic":[69,85],"simulation":[70],"corresponding":[73],"brings":[78],"confidence":[79],"system":[81],"architects":[82],"implementation":[86,128],"conforms":[91],"model.":[95],"The":[96],"feasibility":[97],"demonstrated":[102],"by":[103,130],"using":[104],"it":[105],"verify":[107],"Cray":[114],"X1.":[115],"Using":[116],"we":[119],"uncovered":[120],"three":[121],"exposed":[126],"several":[127],"replaying":[131],"witness":[133],"strings":[134],"on":[135]},"counts_by_year":[{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":9}],"updated_date":"2026-03-09T08:58:05.943551","created_date":"2025-10-10T00:00:00"}