{"id":"https://openalex.org/W2152179749","doi":"https://doi.org/10.1109/ipdps.2003.1213076","title":"HiDISC: a decoupled architecture for data-intensive applications","display_name":"HiDISC: a decoupled architecture for data-intensive applications","publication_year":2004,"publication_date":"2004-03-22","ids":{"openalex":"https://openalex.org/W2152179749","doi":"https://doi.org/10.1109/ipdps.2003.1213076","mag":"2152179749"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2003.1213076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017913155","display_name":"Won Woo Ro","orcid":"https://orcid.org/0000-0001-5390-6445"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W.W. Ro","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019948826","display_name":"Jean\u2010Luc Gaudiot","orcid":"https://orcid.org/0000-0001-9164-8731"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.-L. Gaudiot","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of California, Irvine, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of California, Irvine, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022935102","display_name":"Stephen P. Crago","orcid":"https://orcid.org/0000-0002-5620-4227"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.P. Crago","raw_affiliation_strings":["Information Sciences Institute-East, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute-East, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049056285","display_name":"Alvin M. Despain","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.M. Despain","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"8","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8622283935546875},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.8059437870979309},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.7578296661376953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6058728098869324},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5982862710952759},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5857154726982117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5381119847297668},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5157275795936584},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.4716690480709076},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.460345059633255},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.45496493577957153},{"id":"https://openalex.org/keywords/database-centric-architecture","display_name":"Database-centric architecture","score":0.4133495092391968},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3963369131088257},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.37522321939468384},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26135802268981934},{"id":"https://openalex.org/keywords/software-architecture","display_name":"Software architecture","score":0.22757023572921753},{"id":"https://openalex.org/keywords/reference-architecture","display_name":"Reference architecture","score":0.22663819789886475},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.14061015844345093},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.09484723210334778},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08507540822029114}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8622283935546875},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.8059437870979309},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.7578296661376953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6058728098869324},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5982862710952759},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5857154726982117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5381119847297668},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5157275795936584},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.4716690480709076},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.460345059633255},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45496493577957153},{"id":"https://openalex.org/C154240960","wikidata":"https://www.wikidata.org/wiki/Q2860294","display_name":"Database-centric architecture","level":5,"score":0.4133495092391968},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3963369131088257},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.37522321939468384},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26135802268981934},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.22757023572921753},{"id":"https://openalex.org/C55356503","wikidata":"https://www.wikidata.org/wiki/Q2136675","display_name":"Reference architecture","level":4,"score":0.22663819789886475},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.14061015844345093},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.09484723210334778},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08507540822029114},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2003.1213076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2003.1213076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W60558335","https://openalex.org/W1999339108","https://openalex.org/W2027571900","https://openalex.org/W2032094184","https://openalex.org/W2040721264","https://openalex.org/W2095679548","https://openalex.org/W2107586520","https://openalex.org/W2112980698","https://openalex.org/W2125305952","https://openalex.org/W2130048397","https://openalex.org/W2131498141","https://openalex.org/W2153515302","https://openalex.org/W2154790323","https://openalex.org/W2168214303","https://openalex.org/W2168307289","https://openalex.org/W2740455665","https://openalex.org/W3151299008","https://openalex.org/W4231131543","https://openalex.org/W4244072202","https://openalex.org/W6676772326","https://openalex.org/W6741786000"],"related_works":["https://openalex.org/W2953333077","https://openalex.org/W2606565524","https://openalex.org/W4299915517","https://openalex.org/W2259158360","https://openalex.org/W2021535927","https://openalex.org/W2106132052","https://openalex.org/W2152179749","https://openalex.org/W2140286994","https://openalex.org/W1998129367","https://openalex.org/W2123848640"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,13,34,37,47,55,63,69,82,94,97],"design":[4],"and":[5,36,68],"performance":[6,59,103],"evaluation":[7,60],"of":[8,46,81,93,108],"our":[9],"high-performance":[10],"decoupled":[11],"architecture,":[12],"HiDISC":[14,20,83],"(Hierarchical":[15],"Decoupled":[16],"Instruction":[17],"Stream":[18],"Computer).":[19],"provides":[21],"low":[22],"memory":[23,48,56],"access":[24],"latency":[25],"by":[26],"introducing":[27],"enhanced":[28],"data":[29],"prefetching":[30],"techniques":[31],"at":[32],"both":[33,91],"hardware":[35],"software":[38],"levels.":[39],"Three":[40],"processors,":[41],"one":[42],"for":[43,90],"each":[44],"level":[45],"hierarchy,":[49],"act":[50],"in":[51,102],"concert":[52],"to":[53,77],"mask":[54],"latency.":[57],"Our":[58,73],"benchmarks":[61],"include":[62],"Data-Intensive":[64],"Systems":[65],"Benchmark":[66],"suite":[67],"DIS":[70],"Stressmark":[71],"suite.":[72],"simulation":[74],"results":[75],"point":[76],"a":[78,99],"distinct":[79],"advantage":[80],"system":[84],"over":[85],"current":[86],"prevailing":[87],"superscalar":[88],"architectures":[89],"sets":[92],"benchmarks.":[95],"On":[96],"average,":[98],"12%":[100],"improvement":[101],"is":[104],"achieved":[105],"while":[106],"17%":[107],"cache":[109],"misses":[110],"are":[111],"eliminated.":[112]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}