{"id":"https://openalex.org/W2180849554","doi":"https://doi.org/10.1109/ipdps.2002.1016653","title":"Overview of hydra: a concurrent language for synchronous digital circuit design","display_name":"Overview of hydra: a concurrent language for synchronous digital circuit design","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2180849554","doi":"https://doi.org/10.1109/ipdps.2002.1016653","mag":"2180849554"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2002.1016653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064632597","display_name":"Jackson H. O\u2019Donnell","orcid":"https://orcid.org/0000-0003-4083-1530"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"J. O'Donnell","raw_affiliation_strings":["Computing Science Department, University of Glasgow, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Computing Science Department, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064632597"],"corresponding_institution_ids":["https://openalex.org/I7882870"],"apc_list":null,"apc_paid":null,"fwci":1.233,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.80972998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"9 pp","last_page":"9 pp"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9020559191703796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028036952018738},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6124380230903625},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.594086766242981},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5563783645629883},{"id":"https://openalex.org/keywords/lernaean-hydra","display_name":"Lernaean Hydra","score":0.5347996950149536},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5303493142127991},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5292657613754272},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.49442124366760254},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4891681969165802},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.44076991081237793},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4278295040130615},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3574579954147339},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.34893542528152466},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33104097843170166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31987154483795166},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31812113523483276},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.19735774397850037},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15877503156661987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10981190204620361}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9020559191703796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028036952018738},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6124380230903625},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.594086766242981},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5563783645629883},{"id":"https://openalex.org/C34781881","wikidata":"https://www.wikidata.org/wiki/Q170379","display_name":"Lernaean Hydra","level":2,"score":0.5347996950149536},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5303493142127991},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5292657613754272},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.49442124366760254},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4891681969165802},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.44076991081237793},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4278295040130615},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3574579954147339},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.34893542528152466},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33104097843170166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31987154483795166},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31812113523483276},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.19735774397850037},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15877503156661987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10981190204620361},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C74916050","wikidata":"https://www.wikidata.org/wiki/Q841090","display_name":"Classics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2002.1016653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.gla.ac.uk:3461","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4210235606","display_name":"ENLIGHTEN (Jurnal Bimbingan dan Konseling Islam)","issn_l":"2622-8912","issn":["2622-8912","2622-8920"],"is_oa":false,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Articles"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W177216937","https://openalex.org/W588190908","https://openalex.org/W975212003","https://openalex.org/W1485162873","https://openalex.org/W1517238881","https://openalex.org/W1521083034","https://openalex.org/W1523648047","https://openalex.org/W1527057751","https://openalex.org/W1554653810","https://openalex.org/W1555938234","https://openalex.org/W1556423252","https://openalex.org/W1556536463","https://openalex.org/W1576997872","https://openalex.org/W1588212183","https://openalex.org/W1607211864","https://openalex.org/W1608252846","https://openalex.org/W1663179985","https://openalex.org/W1840501309","https://openalex.org/W1990195720","https://openalex.org/W1995969393","https://openalex.org/W2095438853","https://openalex.org/W2112731806","https://openalex.org/W2131349720","https://openalex.org/W2150802640","https://openalex.org/W3207851317","https://openalex.org/W4249954777","https://openalex.org/W6638876412","https://openalex.org/W6929425360"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2037756218","https://openalex.org/W2123076670","https://openalex.org/W2498204369","https://openalex.org/W3129822007","https://openalex.org/W1941005775","https://openalex.org/W2543290882","https://openalex.org/W2895905110","https://openalex.org/W2544421437"],"abstract_inverted_index":{"Hydra":[0,50],"is":[1,28],"a":[2,21,59,63,67,82,89],"computer":[3,60],"hardware":[4],"description":[5],"language":[6,27],"that":[7,41],"integrates":[8],"several":[9],"kinds":[10],"of":[11,45,58,85,88],"software":[12],"tool":[13],"(simulation,":[14],"netlist":[15],"generation":[16],"and":[17,31,37,77],"timing":[18],"analysis)":[19],"within":[20,66],"single":[22],"circuit":[23,65],"specification.":[24],"The":[25],"design":[26,39,44,57,87],"inherently":[29],"concurrent,":[30],"it":[32],"offers":[33],"black":[34],"box":[35],"abstraction":[36],"general":[38],"patterns":[40],"simplify":[42],"the":[43,55,73,79,86],"circuits":[46],"with":[47,81],"regular":[48],"structure.":[49],"specifications":[51],"are":[52],"concise,":[53],"allowing":[54],"complete":[56],"system":[61,80],"as":[62],"digital":[64],"few":[68],"pages.":[69],"This":[70],"paper":[71],"discusses":[72],"motivations":[74],"behind":[75],"Hydra,":[76],"illustrates":[78],"significant":[83],"portion":[84],"basic":[90],"RISC":[91],"processor.":[92]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}