{"id":"https://openalex.org/W2259510340","doi":"https://doi.org/10.1109/ipdps.2002.1016550","title":"High level synthesis for programmable devices: the HADES project","display_name":"High level synthesis for programmable devices: the HADES project","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2259510340","doi":"https://doi.org/10.1109/ipdps.2002.1016550","mag":"2259510340"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2002.1016550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066798302","display_name":"A. Marongiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Marongiu","raw_affiliation_strings":["CASPUR, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CASPUR, Rome, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069833889","display_name":"Paolo Palazzari","orcid":"https://orcid.org/0009-0003-2569-263X"},"institutions":[{"id":"https://openalex.org/I110120368","display_name":"National Agency for New Technologies, Energy and Sustainable Economic Development","ror":"https://ror.org/02an8es95","country_code":"IT","type":"government","lineage":["https://openalex.org/I110120368"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Palazzari","raw_affiliation_strings":["ENEA-HPCN Project, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENEA-HPCN Project, Rome, Italy","institution_ids":["https://openalex.org/I110120368"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082820996","display_name":"Vittorio Rosato","orcid":"https://orcid.org/0000-0003-4784-0069"},"institutions":[{"id":"https://openalex.org/I110120368","display_name":"National Agency for New Technologies, Energy and Sustainable Economic Development","ror":"https://ror.org/02an8es95","country_code":"IT","type":"government","lineage":["https://openalex.org/I110120368"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Rosato","raw_affiliation_strings":["ENEA-HPCN Project, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENEA-HPCN Project, Rome, Italy","institution_ids":["https://openalex.org/I110120368"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7 pp","last_page":"7 pp"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7990353107452393},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7640194296836853},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7509775161743164},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6358590722084045},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.6286507844924927},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6166092157363892},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5872148871421814},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5777031183242798},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5751585960388184},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5498757362365723},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5024001598358154},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4838965833187103},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.45749008655548096},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4202975034713745},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4108657240867615},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3677974343299866},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11893624067306519}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7990353107452393},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7640194296836853},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7509775161743164},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6358590722084045},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6286507844924927},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6166092157363892},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5872148871421814},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5777031183242798},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5751585960388184},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5498757362365723},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5024001598358154},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4838965833187103},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.45749008655548096},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4202975034713745},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4108657240867615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3677974343299866},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11893624067306519},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ipdps.2002.1016550","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016550","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},{"id":"pmh:oai:openarchive.enea.it:10840/7794","is_oa":false,"landing_page_url":"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966657205&partnerID=40&md5=3c2bfcbdfcdceed4bcdd61606ed23912","pdf_url":null,"source":{"id":"https://openalex.org/S4306400365","display_name":"ENEA Open Archive (National Agency for New Technologies, Energy and Sustainable Economic Development)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I110120368","host_organization_name":"National Agency for New Technologies, Energy and Sustainable Economic Development","host_organization_lineage":["https://openalex.org/I110120368"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Intervento a convegno"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1533157262","https://openalex.org/W1556147955","https://openalex.org/W1822968287","https://openalex.org/W1989081651","https://openalex.org/W2006169550","https://openalex.org/W2100816895","https://openalex.org/W2115294662","https://openalex.org/W2143210482","https://openalex.org/W2153906156","https://openalex.org/W2156274518","https://openalex.org/W2165036667","https://openalex.org/W2169687938","https://openalex.org/W4234609313"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W1995076172","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145"],"abstract_inverted_index":{"FPGAs":[0],"allow":[1],"the":[2,38,44,53,58,61,69,82,92,100,114,128,132,152,157,161,164,168,178,182,194,200,206,209],"implementation":[3],"of":[4,9,40,47,60,74,84,94,102,160,204,208],"very":[5,122],"complex":[6],"designs":[7,189],"(\u223c1million":[8],"gates);":[10],"they":[11],"are":[12,30,98],"good":[13],"candidates":[14],"to":[15,21,116,191,199],"host":[16],"special":[17],"purpose":[18],"systems":[19],"designed":[20],"boost":[22],"conventional":[23,111],"computing":[24,35,86],"architectures.":[25,87],"Several":[26],"computationally":[27],"intensive":[28,45],"algorithms":[29,49,148],"poorly":[31],"supported":[32],"by":[33],"standard":[34],"architectures,":[36],"so":[37],"design":[39,73,83,171,210],"dedicated":[41],"devices":[42],"implementing":[43],"parts":[46],"such":[48],"could":[50],"significantly":[51,104,192],"speedup":[52],"overall":[54,195],"performances.":[55,197],"(Re-)programmability,":[56],"allowing":[57],"reusing":[59],"same":[62],"chip":[63],"for":[64,81,91],"different":[65],"applications":[66],"and":[67,71,113,149,181],"avoiding":[68],"costly":[70],"cumbersome":[72],"ASIC":[75],"systems,":[76],"is":[77],"a":[78,118,215],"key":[79],"issue":[80],"specialized":[85],"Further":[88],"crucial":[89],"factors":[90],"success":[93],"FPGA":[95,187],"based":[96,188],"coprocessors":[97],"both":[99,213],"possibility":[101],"achieving":[103],"larger":[105],"performances":[106],"than":[107],"those":[108],"attainable":[109],"with":[110,167],"processors":[112],"ability":[115],"produce":[117],"working":[119,216,223],"prototype":[120,217],"in":[121,131,136,185,212,221],"short":[123],"times.":[124],"This":[125],"work":[126],"presents":[127],"results":[129],"achieved":[130],"HADES":[133,170],"(HArdware":[134],"DEsign":[135],"Scientific":[137],"applications)":[138],"project,":[139],"aimed":[140],"at":[141,150],"automatically":[142],"extracting":[143],"parallelism":[144],"from":[145,177],"affine":[146],"iterative":[147],"generating":[151],"synthesizable":[153],"VHDL":[154],"which":[155,186],"describes":[156],"parallelized":[158],"version":[159],"algorithm.":[162],"In":[163],"paper,":[165],"along":[166],"global":[169,202],"flow,":[172,211],"we":[173],"present":[174],"two":[175],"cases,":[176,214],"signal":[179],"processing":[180],"proteomic":[183],"domains,":[184],"allowed":[190],"increase":[193],"system":[196],"Thanks":[198],"nearly":[201],"automation":[203],"all":[205],"steps":[207],"has":[218],"been":[219],"realized":[220],"one":[222],"week.":[224],"\u00a9":[225],"2002":[226],"IEEE.":[227]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}