{"id":"https://openalex.org/W2157591236","doi":"https://doi.org/10.1109/ipdps.2002.1016549","title":"Improving code efficiency for reconfigurable VLIW processors","display_name":"Improving code efficiency for reconfigurable VLIW processors","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W2157591236","doi":"https://doi.org/10.1109/ipdps.2002.1016549","mag":"2157591236"},"language":"en","primary_location":{"id":"doi:10.1109/ipdps.2002.1016549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113681593","display_name":"Steffen K\u00f6hler","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Kohler","raw_affiliation_strings":["Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076643964","display_name":"Jens Braunes","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Braunes","raw_affiliation_strings":["Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110272995","display_name":"Sergei Sawitzki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122849","display_name":"Philips (Netherlands)","ror":"https://ror.org/02p2bgp27","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210122849"]},{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE","NL"],"is_corresponding":false,"raw_author_name":"S. Sawitzki","raw_affiliation_strings":["Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany","Philips Research Laboratories, Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Philips Research Laboratories, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I4210122849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071775505","display_name":"Rainer G. Spallek","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R.G. Spallek","raw_affiliation_strings":["Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1909,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.44984599,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"7 pp","last_page":"7 pp"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8949179649353027},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7490764856338501},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.668476939201355},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5972739458084106},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.558487594127655},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5260460376739502},{"id":"https://openalex.org/keywords/object-code","display_name":"Object code","score":0.4659270942211151},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.456617534160614},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44507065415382385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38403084874153137},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23008719086647034}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8949179649353027},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7490764856338501},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.668476939201355},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5972739458084106},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.558487594127655},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5260460376739502},{"id":"https://openalex.org/C154526789","wikidata":"https://www.wikidata.org/wiki/Q157965","display_name":"Object code","level":4,"score":0.4659270942211151},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.456617534160614},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44507065415382385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38403084874153137},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23008719086647034},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ipdps.2002.1016549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ipdps.2002.1016549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings 16th International Parallel and Distributed Processing Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1515324450","https://openalex.org/W1792545593","https://openalex.org/W1974169079","https://openalex.org/W2057455870","https://openalex.org/W2157758640","https://openalex.org/W2165099691","https://openalex.org/W2169174015","https://openalex.org/W2574840597","https://openalex.org/W2896839916","https://openalex.org/W4232919122","https://openalex.org/W4243380981","https://openalex.org/W4285719527","https://openalex.org/W6638040635","https://openalex.org/W6684760018","https://openalex.org/W6732670435","https://openalex.org/W6966821475"],"related_works":["https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W2372381897","https://openalex.org/W2116296227","https://openalex.org/W1585182585","https://openalex.org/W1897551170","https://openalex.org/W2164026451","https://openalex.org/W1974283739","https://openalex.org/W4249931222","https://openalex.org/W2050874000"],"abstract_inverted_index":{"High":[0],"code":[1,40,56,66,75],"efficiency":[2,41],"(operations":[3],"per":[4],"instruction)":[5],"combined":[6],"with":[7],"a":[8,24,35,79,128,140,152],"high":[9],"degree":[10],"of":[11,30,119,130,169],"instruction":[12],"level":[13],"parallelism":[14,108],"can":[15,98,155],"rarely":[16],"be":[17,99,156],"obtained":[18],"by":[19],"hardwired":[20],"microprocessor":[21,43],"designs":[22],"for":[23,78,121,127,158,164],"broad":[25],"application":[26,103],"domain.":[27],"The":[28,135],"implementation":[29],"reconfigurable":[31,122],"execution":[32],"units":[33,90,96],"is":[34],"promising":[36],"way":[37],"to":[38,54,65,101],"enhance":[39],"and":[42,62,87,151,163],"performance.":[44],"However,":[45],"the":[46,55,102,117,147,166,170],"unit":[47],"reconfiguration":[48],"process":[49],"introduces":[50],"an":[51],"additional":[52],"dimension":[53],"generation":[57,76],"phase,":[58],"which":[59,84,154],"complicates":[60],"scheduling":[61,125],"may":[63],"lead":[64],"deficiencies":[67],"if":[68],"resource":[69],"conflicts":[70],"occure.":[71],"This":[72],"paper":[73],"discusses":[74],"issues":[77],"runtime-reconfigurable":[80],"VLIW":[81],"processor":[82],"model,":[83],"combines":[85],"fixed":[86],"flexible":[88],"functional":[89],"(FU)":[91],"in":[92],"one":[93],"template.":[94],"Reconfigurable":[95],"(RFU)":[97],"adapted":[100],"demands":[104],"exploiting":[105],"more":[106],"coarse-grain":[107],"than":[109],"common":[110,131],"instruction-level":[111],"FUs.":[112],"A":[113],"case":[114],"study":[115],"illustrates":[116],"extraction":[118],"conditions":[120],"instructions":[123],"proves":[124],"possibilities":[126],"set":[129],"DSP":[132],"benchmark":[133],"algorithms.":[134],"software":[136],"environment":[137],"described":[138],"includes":[139],"retargetable,":[141],"parallelizing":[142],"C":[143],"compiler":[144,149],"based":[145],"on":[146],"SUIF":[148],"kit":[150],"simulator,":[153],"used":[157],"identifying":[159],"application-specific":[160],"SIMD-instruction":[161],"candidates":[162],"evaluating":[165],"runtime":[167],"behavior":[168],"created":[171],"object":[172],"code.":[173]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}